



CA3094

Programmable Power Switch/Amplifier for Control and General Purpose Applications

April 1994

Features

- CA3094T, E, M for Operation Up to 24V
- CA3094AT, E, M for Operation Up to 36V
- CA3094BT, M for Operation Up to 44V
- Designed for Single or Dual Power Supply
- Programmable: Strobing, Gating, Squelching, AGC Capabilities
- Can Deliver 3W (Average) or 10W (Peak) to External Load (in Switching Mode)
- High Power, Single Ended Class A Amplifier will Deliver Power Output of 0.6W (1.6W Device Dissipation)
- Total Harmonic Distortion (THD) at 0.6W in Class A Operation 1.4% (Typ.)

Applications

- Error Signal Detector: Temperature Control with Thermistor Sensor; Speed Control for Shunt Wound DC Motor
- Over Current, Over Voltage, Over Temperature Protectors
- Dual Tracking Power Supply with CA3085
- Wide Frequency Range Oscillator
- Analog Timer
- Level Detector
- Alarm Systems
- Voltage Follower
- Ramp Voltage Generator
- High Power Comparator
- Ground Fault Interrupter (GFI) Circuits

Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
CA3094T, AT, BT	-55°C to +125°C	8 Lead Metal Can
CA3094E, AE, BE	-55°C to +125°C	8 Lead Plastic DIP
CA3094M, AM, BA	-55°C to +125°C	8 Lead Plastic SOIC (N)

Description



The CA3094 is a differential input power control switch/amplifier with auxiliary circuit features for ease of programmability. For example, an error or unbalance signal can be amplified by the CA3094 to provide an on-off signal or proportional control output signal up to 100mA. This signal is sufficient to directly drive high current thyristors, relays, DC loads, or power transistors. The CA3094 has the generic characteristics of the CA3080 operational amplifier directly coupled to an integral Darlington power transistor capable of sinking or driving currents up to 100mA.

The gain of the differential input stage is proportional to the amplifier bias current (I_{ABC}), permitting programmable variation of the integrated circuit sensitivity with either digital and/or analog programming signals. For example, at an I_{ABC} of 100 μ A, a 1mV change at the input will change the output from 0 to 100 μ A (typical).

The CA3094 is intended for operation up to 24V and is especially useful for timing circuits, in automotive equipment, and in other applications where operation up to 24V is a primary design requirement (see Figures 28, 29 and 30 in Typical Applications text). The CA3094A and CA3094B are like the CA3094 but are intended for operation up to 36V and 44V, respectively (single or dual supply).

These types are available in 8 lead TO-99 Metal Cans ("T" suffix). Type CA3094 is also available in an 8 lead dual-in-line plastic DIP package ("E" suffix) and Small Outline Package ("M" suffix).

Pinouts



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1994

File Number 598.3

Specifications CA3094, CA3094A, CA3094B

Absolute Maximum Ratings

Dual Supply Voltage	
CA3094	±12V
CA3094A	±18V
CA3094B	±22V
Single Supply Voltage	
CA3094	24V
CA3094A	36V
CA3094B	44V
Differential Input Voltage (Term. 2 and 3) Note 1	5V
DC Input Voltage	V+ to V-
Input Current (Term. 2 and 3)	±1mA
Amplifier Bias Current (Term. 5)	2mA
Average Output Current	100mA
Peak Output Current	300mA

Thermal Information

Thermal Resistance	θ_{JA}	θ_{JC}
Plastic DIP Package	150°C/W	-
Plastic SOIC Package	170°C/W	-
Metal Can	156°C/W	68°C/W
Junction Temperature	+175°C	
Junction Temperature (Plastic Package)	+150°C	
Lead Temperature (Soldering 10s)	+300°C	
(SOIC - Lead Tips Only)		
Operating Temperature Range	-55°C to +125°C	
Storage Temperature Range	-65°C to +150°C	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications $T_A = +25^\circ\text{C}$ for Equipment Design. Single Supply $V_+ = 30\text{V}$, Dual Supply $V_+ = 15\text{V}$, $V_- = -15\text{V}$, $I_{ABC} = 100\mu\text{A}$ Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
INPUT PARAMETERS						
Input Offset Voltage	V_{IO}	$T_A = +25^\circ\text{C}$	-	0.4	5.0	mV
		$T_A = 0^\circ\text{C to } +70^\circ\text{C}$	-	-	7.0	mV
Input Offset Voltage Change	$ \Delta V_{IO} $	Change in V_{IO} between $I_{ABC} = 100\mu\text{A}$ and $I_{ABC} = 5\mu\text{A}$	-	1	8.0	mV
Input Offset Current	I_{IO}	$T_A = +25^\circ\text{C}$	-	0.02	0.2	μA
		$T_A = 0^\circ\text{C to } +70^\circ\text{C}$	-	-	0.3	μA
Input Bias Current	I_I	$T_A = +25^\circ\text{C}$	-	0.2	0.50	μA
		$T_A = 0^\circ\text{C to } +70^\circ\text{C}$	-	-	0.70	μA
Device Dissipation	P_D	$I_{OUT} = 0\text{mA}$	8	10	12	mW
Common Mode Rejection Ratio	CMRR		70	110	-	dB
Common Mode Input Voltage Range	V_{ICR}	$V_+ = 30\text{V}$ (High)	27	28.8	-	V
		$V_- = 0\text{V}$ (Low)	1.0	0.5	-	V
		$V_+ = 15\text{V}$	12	13.8	-	V
		$V_- = -15\text{V}$	-14	-14.5	-	V
Unity Gain Bandwidth	f_T	$I_C = 7.5\text{mA}$, $V_{CE} = 15\text{V}$, $I_{ABC} = 500\mu\text{A}$	-	30	-	MHz
Open Loop Bandwidth at -3dB Point	BW_{OL}	$I_C = 7.5\text{mA}$, $V_{CE} = 15\text{V}$, $I_{ABC} = 500\mu\text{A}$	-	4	-	kHz
Total Harmonic Distortion (Class A Operation)	THD	$P_D = 220\text{mW}$	-	0.4	-	%
		$P_D = 600\text{mW}$	-	1.4	-	%
Amplifier Bias Voltage (Terminal 5 to Terminal 4)	V_{ABC}		-	0.68	-	V
Input Offset Voltage Temperature Coefficient	$\Delta V_{IO}/\Delta T$		-	4	-	$\mu\text{V}/^\circ\text{C}$
Power Supply Rejection	$\Delta V_{IO}/\Delta V$		-	15	150	$\mu\text{V}/\text{V}$
1/F Noise Voltage	E_N	$f = 10\text{Hz}$, $I_{ABC} = 50\mu\text{A}$	-	18	-	$\text{nV}/\sqrt{\text{Hz}}$
1/F Noise Current	I_N	$f = 10\text{Hz}$, $I_{ABC} = 50\mu\text{A}$	-	1.8	-	$\text{pA}/\sqrt{\text{Hz}}$
Differential Input Resistance	R_I	$I_{ABC} = 20\mu\text{A}$	0.50	1.0	-	M Ω
Differential Input Capacitance	C_I	$f = 1\text{MHz}$, $V_+ = 30\text{V}$	-	2.6	-	pF
OUTPUT PARAMETERS (Differential Input Voltage = 1V)						

Specifications CA3094, CA3094A, CA3094B


Electrical Specifications $T_A = +25^\circ\text{C}$ for Equipment Design. Single Supply $V_+ = 30\text{V}$, Dual Supply $V_+ = 15\text{V}$, $V_- = -15\text{V}$, $I_{ABC} = 100\mu\text{A}$ Unless Otherwise Specified (Continued)

PARAMETERS		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Peak Output Voltage (Terminal 6)	With Q13 "ON"	V+OM	V+ = 30V, R _L = 2kΩ to GND	26	27	-	V
	With Q13 "OFF"	V-OM		-	0.01	0.05	V
Peak Output Voltage (Terminal 6)	Positive	V+OM	V+ = 15V, V- = -15V, R _L = 2kΩ to -15V	11	12	-	V
	Negative	V-OM		-	-14.99	-14.95	V
Peak Output Voltage (Terminal 8)	With Q13 "OFF"	V+OM	V+ = 30V, R _L = 2kΩ to 30V	29.95	29.99	-	V
	With Q13 "ON"	V-OM		-	0.040	-	V
Peak Output Voltage (Terminal 8)	Positive	V+OM	V+ = 15V, V- = -15V, R _L = 2kΩ to 15V	14.95	14.99	-	V
	Negative	V-OM		-	-14.96	-	V
Collector-to-Emitter Saturation Voltage (Terminal 8)		V _{CE(SAT)}	V+ = 30V, I _C = 50mA, Terminal 6 Grounded	-	0.17	0.80	V
Output Leakage Current (Terminal 6 to Terminal 4)			V+ = 30V	-	2	10	μA
Composite Small Signal Current Transfer Ratio (Beta) (Q12 and Q13)		h _{FE}	V+ = 30V, V _{CE} = 5V, I _C = 50mA	16,000	100,000	-	
Output Capacitance	Terminal 6	C _O	f = 1MHz, All remaining Terminals Tied to Terminal 4	-	5.5	-	pF
	Terminal 8			-	17	-	pF
TRANSFER PARAMETERS							
Voltage Gain		A	V+ = 30V, I _{ABC} = 100μA, ΔV _{OUT} = 20V, R _L = 2kΩ	20,000	100,000	-	V/V
				86	100	-	dB
Forward Transconductance to Terminal 1		g _M		1650	2200	2750	μmhos
Slew Rate (Open Loop)	Positive Slope	SR	I _{ABC} = 500μA, R _L = 2kΩ	-	500	-	V/μs
	Negative Slope			-	50	-	V/μs
Unity Gain (Non-Inverting Compensated)			I _{ABC} = 500μA, R _L = 2kΩ	-	0.70	-	V/μs

NOTE:

- Exceeding this voltage rating will not damage the device unless the peak input signal current (1mA) is also exceeded.

Schematic Diagram



OUTPUT MODE	OUTPUT TERM	INPUTS	
		INV	NON-INV
"Source"	6	2	3
"Sink"	8	3	2

CA3094, CA3094A, CA3094B

Typical Performance Curves




FIGURE 1. INPUT OFFSET VOLTAGE vs AMPLIFIER BIAS CURRENT (I_{ABC} , TERMINAL 5)




FIGURE 2. INPUT OFFSET CURRENT vs AMPLIFIER BIAS CURRENT (I_{ABC} , TERMINAL 5)




FIGURE 3. INPUT BIAS CURRENT vs AMPLIFIER BIAS CURRENT (I_{ABC} , TERMINAL 5)




FIGURE 4. DEVICE DISSIPATION vs AMPLIFIER BIAS CURRENT (I_{ABC} , TERMINAL 5)




FIGURE 5. AMPLIFIER SUPPLY CURRENT vs AMPLIFIER BIAS CURRENT (I_{ABC} , TERMINAL 5)




FIGURE 6. COMMON MODE INPUT VOLTAGE vs AMPLIFIER BIAS CURRENT (I_{ABC} , TERMINAL 5)

CA3094, CA3094A, CA3094B

Typical Performance Curves (Continued)




FIGURE 7. 1/F NOISE VOLTAGE vs FREQUENCY




FIGURE 8. 1/F NOISE CURRENT vs FREQUENCY




FIGURE 9. COLLECTOR-EMITTER SATURATION VOLTAGE vs COLLECTOR CURRENT OF OUTPUT TRANSISTOR (Q13)




FIGURE 10. COMPOSITE DC BETA vs COLLECTOR CURRENT OF DARLINGTON CONNECTED OUTPUT TRANSISTORS (Q12, Q13)




FIGURE 11. OPEN LOOP VOLTAGE GAIN vs FREQUENCY




FIGURE 12. FORWARD TRANSCONDUCTANCE vs AMPLIFIER BIAS CURRENT

CA3094, CA3094A, CA3094B

Typical Performance Curves (Continued)




FIGURE 13. SLEW RATE vs AMPLIFIER BIAS CURRENT




FIGURE 14. SLEW RATE vs CLOSED LOOP VOLTAGE GAIN




FIGURE 15. PHASE COMPENSATION CAPACITANCE AND RESISTANCE vs CLOSED LOOP VOLTAGE GAIN

Operating Considerations

The "Sink" Output (Terminal 8) and the "Drive" Output (Terminal 6) of the CA3094 are not inherently current (or power) limited. Therefore, if a load is connected between Terminal 6 and Terminal 4 (V- or Ground), it is important to connect a current limiting resistor between Terminal 8 and Terminal 7 (V+) to protect transistor Q13 under shorted load conditions. Similarly, if a load is connected between Terminal 8 and Terminal 7 (V+), the current limiting resistor should be connected between Terminal 6 and Terminal 4 or ground. In circuit applications where the emitter of the output transistor is not connected to the most negative potential in the system, it is recommended that a 100Ω current limiting resistor be inserted between Terminal 7 and the V+ supply.

Test Circuits

1/f Noise Measurement Circuit

When using the CA3094, A, or B audio amplifier circuits, it is frequently necessary to consider the noise performance of the device. Noise measurements are made in the circuit shown in Figure 20. This circuit is a 30dB, non-inverting amplifier with emitter follower output and phase compensation from Terminal 2 to ground. Source resistors (R_S) are set to 0Ω or 1MΩ for E noise and I noise measurements, respectively. These measurements are made at frequencies of 10Hz, 100Hz and 1kHz with a 1Hz measurement bandwidth. Typical values for 1/f noise at 10Hz and 50μA I_{ABC} are $E_N = 18\text{nV}/\sqrt{\text{Hz}}$ and $I_N = 1.8\text{pA}/\sqrt{\text{Hz}}$.

CA3094, CA3094A, CA3094B

Test Circuits




FIGURE 16. INPUT OFFSET VOLTAGE AND POWER SUPPLY REJECTION TEST CIRCUIT

NOTES:

1. Input Offset Voltage: $V_{IO} = \frac{E_{OUT}}{100}$

2. For Power Supply Rejection Test: (1) vary V_+ by -2V; then (2) vary V_- by +2V.


3. Equations:

(1) V_+ Rejection = $\frac{E_{0OUT} - E_{1OUT}}{200}$

(2) V_- Rejection = $\frac{E_{0OUT} - E_{2OUT}}{200}$

4. Power Supply Rejection: dB = $20 \log \frac{1}{V_{REJECTION}}$

† Maximum Reading of Step 1 or Step 2




NOTES:

1. $P_{DISSIPATION} = (V_+)(I_1)$

2. $I_{OS} = \frac{E_{OUT}}{10^6 \frac{VOLTS}{AMPS}}$

FIGURE 17. INPUT OFFSET CURRENT TEST CIRCUIT



NOTE: $I_1 = \frac{I}{2}$

FIGURE 18. INPUT BIAS CURRENT TEST CIRCUIT




FIGURE 19. COMMON MODE RANGE AND REJECTION RATIO TEST CIRCUIT

NOTES:


1. CMRR = $\left| \frac{100 \times 26V}{E_{2OUT} - E_{1OUT}} \right|$

2. Input Voltage Range for CMRR = 1V to 27V.

3. CMRR (dB) = $20 \log \left| \frac{100 \times 26V}{E_{2OUT} - E_{1OUT}} \right|$

CA3094, CA3094A, CA3094B

Test Circuits (Continued)




I_{ABC} (μA)	C_{COMP} (pF)
5	0
50	50
500	500

NOTES:

- $R_{S\dagger} = 1M\Omega$
(1/F Noise Current Test)
- $R_S = 0\Omega$
(1/F Noise Voltage Test)

FIGURE 20. 1/F NOISE TEST CIRCUIT



R_S (Ω)	I_{ABC} (μA)
56K	500
560K	50
56M	5

FIGURE 21. OPEN LOOP GAIN vs FREQUENCY TEST CIRCUIT




FIGURE 22. OPEN LOOP SLEW RATE vs I_{ABC} TEST CIRCUIT





FIGURE 23. SLEW RATE vs NON-INVERTING UNITY GAIN TEST CIRCUIT


CA3094, CA3094A, CA3094B

Test Circuits (Continued)



CLOSED LOOP GAIN (dB)	R ₁ (kΩ)	R ₂ (kΩ)	R ₃ (kΩ)
0	10	∞	10
20	10	1	10
40	1	0.1	10

FIGURE 24. PHASE COMPENSATION TEST CIRCUIT



NOTES:

- C₁ = 0.5μF
D₁ = 1N914
R₁ = 0.51MΩ = 3 min.
R₂ = 5.1MΩ = 30 min.
R₃ = 22MΩ = 2 hrs.
R₄ = 44MΩ = 4 hrs.
R₅ = 1.5kΩ
R₆ = 50kΩ
R₇ = 5.1kΩ
R₈ = 1.5kΩ
- Potentiometer required for initial time set to permit device inter-connecting. Time variation with temperature < 0.3%/°C.




FIGURE 25. PRESETTABLE ANALOG TIMER

Typical Applications

For additional application information, refer to Application Note AN6048, "Some Applications of a Programmable Power/Switch Amplifier IC" and AN6077 "An IC Operational Transconductance Amplifier (OTA) with Power Capability".

Design Considerations

The selection of the optimum amplifier bias current (I_{ABC}) depends on:

1. The Desired Sensitivity - The higher the I_{ABC} , the higher the sensitivity, i.e., a greater drive current capability at the output for a specific voltage change at the input.
2. Required Input Resistance - The lower the I_{ABC} , the higher the input resistance.

If the desired sensitivity and required input resistance are not known and are to be experimentally determined, or the anticipated equipment design is sufficiently flexible to tolerate a wide range of these parameters, it is recommended that the equipment designer begin his calculations with an I_{ABC} of 100μA, since the CA3094 is characterized at this value of amplifier bias current.

The CA3094 is extremely versatile and can be used in a wide variety of applications.

CA3094, CA3094A, CA3094B

Typical Applications




FIGURE 26A.





FIGURE 26B.

NOTE: 1. In single-ended output operation, the CA3094 may require a pull up or pull down resistor

FIGURE 26. APPLICATION OF THE CA3094: (a) AS AN INVERTING OP AMP AND (b) IN A NON-INVERTING MODE, AS A FOLLOWER



Problem: To calculate the maximum value of R required to switch a 100mA output current comparator

Given: $I_{ABC} = 5\mu A$, $R_{ABC} = \frac{18V}{5\mu A} = 3.6M\Omega$

$I_1 = 500nA$ at $I_{ABC} = 100\mu A$ (from Figure 3)

$I_1 = 5\mu A$ can be determined by drawing a line on Figure 3 through $I_{ABC} = 100\mu A$ and $I_B = 500nA$ parallel to the typical $T_A = +25^\circ C$ curve.

Then: $I_1 = 33nA$ at $I_{ABC} = 5\mu A$

$R_{MAX} = \frac{18V - 12V}{33nA} = 180M\Omega$ at $T_A = +25^\circ C$

$R_{MAX} = 180M\Omega \times 2/3 \dagger = 120M\Omega$ at $T_A = -55^\circ C$

† Ratio of I_1 at $T_A = +25^\circ C$ to I_1 at $T_A = -55^\circ C$ for any given value of I_{ABC}

FIGURE 27. RC TIMER





FIGURE 28. RC TIMER TRIGGERED BY EXTERNAL NEGATIVE PULSE



On a negative going transient at input (A), a negative pulse at C will turn "on" the CA3094, and the output (E) will go from a low to a high level.

At the end of the time constant determined by C1, R1, R2, R3, the CA3094 will return to the "off" state and the output will be pulled low by R_{LOAD} . This condition will be independent of the interval when input (A) returns to a high level.

CA3094, CA3094A, CA3094B

Typical Applications (Continued)




FIGURE 29. FREE RUNNING PULSE GENERATOR




FIGURE 30. CURRENT OR VOLTAGE CONTROLLED OSCILLATOR




FIGURE 31. SINGLE SUPPLY ASTABLE MULTIVIBRATOR




FIGURE 32. DUAL SUPPLY ASTABLE MULTIVIBRATOR

$$2. \pm \text{Threshold} = [\pm \text{Supply}] \left[\frac{R_1}{R_1 + R_2} \right]$$

NOTES:

1. Upper Threshold = $[V+] \left[\frac{R_B}{\left(\frac{R_1 R_A}{R_1 + R_A} \right) + R_B} \right]$

$$2. \text{ Lower Threshold} = [V+] \left[\frac{\frac{R_1 R_B}{R_1 + R_B}}{\left(\frac{R_1 R_B}{R_1 + R_B} \right) + R_A} \right]$$


FIGURE 33. COMPARATORS (THRESHOLD DETECTORS) DUAL AND SINGLE SUPPLY TYPES



The diagram illustrates a dual-polarity regulated power supply circuit. At the top, a CA3085A Voltage Regulator is configured with its non-inverting input (pin 2) connected to the V_+ INPUT (NOTE 1) and its inverting input (pin 3) connected to a common return. The output (pin 1) is connected to a 5.6Ω resistor, which is then connected to the $+15V$ REG. OUTPUT. The common return is connected to pin 8. A feedback network for the positive output consists of a $5k\Omega$ resistor (labeled 'R') and a $10k\Omega$ resistor connected to the output, and a $1.5k\Omega$ resistor connected to the common return. A reference voltage of $1.6V$ is applied to pin 6, with a $0.01\mu F$ capacitor connected to the common return. Pin 7 is connected to the common return. A $0.0056\mu F$ capacitor is connected between the common return and the inverting input of the CA3094A. The CA3094A is configured with its non-inverting input (pin 2) connected to the V_- INPUT (NOTE 2) through a $5.1k\Omega$ resistor. The inverting input (pin 3) is connected to the common return. The output (pin 1) is connected to a 100Ω resistor, which is then connected to the $-15V$ REG. OUTPUT. The common return is connected to pin 5. A feedback network for the negative output consists of a $200k\Omega$ resistor and a $10k\Omega \pm 1\%$ resistor connected to the output, and a $10k\Omega \pm 1\%$ resistor connected to the common return. Pin 4 is connected to the common return. Pin 6 is connected to the common return. Pin 7 is connected to the common return. A $0.03\mu F$ capacitor is connected between the common return and the output of the CA3094A.

$$\text{Max. Load} = \frac{\Delta V_{\text{OUT}}}{V_{\text{OUT}}(\text{Initial})} \times 100 = 0.075\% V_{\text{OUT}}$$


(IL from 1mA to 50mA)



1. Differential current sensor provides 60mV signal $\approx$ 5mA of unbalance (Trip) current.
2. All Resistors are 1/2 Watt, $\pm 10\%$.
3. RC selected for 3dB point at 200Hz.
4. C_2 = AC by-pass.
5. Offset adj. included in R_{TRIP} .
6. Input impedance from 2 to 3 = 800k Ω .
7. With no input signal Terminal 8 (output) at 36V.

CA3094, CA3094A, CA3094B

Typical Applications (Continued)



TYPICAL PERFORMANCE DATA FOR 12W AUDIO AMPLIFIER CIRCUIT

Power Output (8Ω load, Tone Control set at "Flat")
 Music (at 5% THD, regulated supply) 15W
 Continuous (at 0.2% IMD, 60Hz and 2kHz
 mixed in a 4:1 ratio, unregulated supply)
 See Figure 8 in AN6048 12W
 Total Harmonic Distortion
 At 1W, unregulated supply 0.05%
 At 12W, unregulated supply 0.57%

Voltage Gain 40dB
 Hum and Noise (below continuous power output) 83dB
 Input Resistance 250kΩ
 Tone Control Range See Figure 9 in AN6048

FIGURE 37. 12W AUDIO AMPLIFIER CIRCUIT FEATURING TRUE COMPLEMENTARY SYMMETRY OUTPUT STAGE WITH CA3094 IN DRIVER STAGE