


Quad 2-Input NOR Gate

The MC10102 is a quad 2-input NOR gate. The MC10102 provides one gate with OR/NOR outputs.

$P_D = 25 \text{ mW typ/gate (No Load)}$
 $t_{pd} = 2.0 \text{ ns typ}$
 $t_r, t_f = 2.0 \text{ ns typ (20\%–80\%)}$

LOGIC DIAGRAM



$V_{CC1} = \text{PIN 1}$
 $V_{CC2} = \text{PIN 16}$
 $V_{EE} = \text{PIN 8}$

MC10102



L SUFFIX
CERAMIC PACKAGE
CASE 620-10




P SUFFIX
PLASTIC PACKAGE
CASE 648-08



FN SUFFIX
PLCC
CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

3



ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	Test Limits						Unit	
			-30°C		+25°C		+85°C			
			Min	Max	Min	Typ	Max	Min		Max
Power Supply Drain Current	I _E	8		29		20	26		29	mAdc
Input Current	I _{inH}	12		425			265		265	μAdc
	I _{inL}	12	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	V _{OH}	9	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
		9	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	
		15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	
		15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	
Output Voltage Logic 0	V _{OL}	9	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
		9	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	
		15	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	
		15	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	
Threshold Voltage Logic 1	V _{OHA}	9	-1.080		-0.980			-0.910		Vdc
		9	-1.080		-0.980			-0.910		
		15	-1.080		-0.980			-0.910		
		15	-1.080		-0.980			-0.910		
Threshold Voltage Logic 0	V _{OLA}	9		-1.655			-1.630		-1.595	Vdc
		9		-1.655			-1.630		-1.595	
		15		-1.655			-1.630		-1.595	
		15		-1.655			-1.630		-1.595	
Switching Times (50Ω Load)									ns	
Propagation Delay	t ₁₂₊₁₅₋	15	1.0	3.1	1.0	2.0	2.9	1.0	3.3	
	t ₁₂₋₁₅₊	15	1.0	3.1	1.0	2.0	2.9	1.0	3.3	
	t ₁₂₊₉₊	9	1.0	3.1	1.0	2.0	2.9	1.0	3.3	
	t ₁₂₋₉₋	9	1.0	3.1	1.0	2.0	2.9	1.0	3.3	
Rise Time (20 to 80%)	t ₁₅₊	15	1.1	3.6	1.1	2.0	3.3	1.1	3.7	
	t ₉₊	9	1.1	3.6	1.1	2.0	3.3	1.1	3.7	
Fall Time (20 to 80%)	t ₁₅₋	15	1.1	3.6	1.1	2.0	3.3	1.1	3.7	
	t ₉₋	9	1.1	3.6	1.1	2.0	3.3	1.1	3.7	

3



ELECTRICAL CHARACTERISTICS (continued)

@ Test Temperature -30°C +25°C +85°C			TEST VOLTAGE VALUES (Volts)							
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}			
Characteristic	Symbol	Pin Under Test	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					(V _{CC}) Gnd		
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}			
Power Supply Drain Current	I _E	8					8	1, 16		
Input Current	I _{inH}	12	12				8	1, 16		
	I _{inL}	12		12			8	1, 16		
Output Voltage	Logic 1	V _{OH}	9	12 13			8	1, 16		
			9				8	1, 16		
			15				8	1, 16		
			15				8	1, 16		
Output Voltage	Logic 0	V _{OL}	9	12 13			8	1, 16		
			9				8	1, 16		
			15				8	1, 16		
			15				8	1, 16		
Threshold Voltage	Logic 1	V _{OHA}	9			12 13	8	1, 16		
			9				8	1, 16		
			15				8	1, 16		
			15				8	1, 16		
Threshold Voltage	Logic 0	V _{OLA}	9			12 13	8	1, 16		
			9				8	1, 16		
			15				8	1, 16		
			15				8	1, 16		
Switching Times	(50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V	
Propagation Delay			t ₁₂₊₁₅₋	15			12	15	8	1, 16
			t ₁₂₋₁₅₊	15			12	15	8	1, 16
			t ₁₂₊₉₊	9			12	9	8	1, 16
			t ₁₂₋₉₋	9			12	9	8	1, 16
Rise Time	(20 to 80%)		t ₁₅₊	15			12	15	8	1, 16
			t ₉₊	9			12	9	8	1, 16
Fall Time	(20 to 80%)		t ₁₅₋	15			12	15	8	1, 16
			t ₉₋	9			12	9	8	1, 16

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

3

6367252 0098477 044