


Quad 2-Input AND Gate

The MC10104 is a quad 2-input AND gate. One of the gates has both AND/NAND outputs available.

$P_D = 35 \text{ mW typ/gate (No Load)}$
 $t_{pd} = 2.7 \text{ ns typ}$
 $t_r, t_f = 2.0 \text{ ns typ (20\%–80\%)}$

LOGIC DIAGRAM



VCC1 = PIN 1
 VCC2 = PIN 16
 VEE = PIN 8

MC10104



L SUFFIX
 CERAMIC PACKAGE
 CASE 620-10




P SUFFIX
 PLASTIC PACKAGE
 CASE 648-08



FN SUFFIX
 PLCC
 CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-In-Line Package.
 For PLCC pin assignment, see the Pin Conversion
 Tables on page 6-11.

3



■ 6367252 0098481 575 ■

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	Test Limits							Unit
			-30°C		+25°C			+85°C		
			Min	Max	Min	Typ	Max	Min	Max	
Power Supply Drain Current	I_E	8		39			35		39	mAdc
Input Current	I_{inH}^*	12		425			265		265	μ Adc
		13		350			220		220	
	I_{inL}	12	0.5		0.5			0.3		μ Adc
Output Voltage Logic 1	V_{OH}	15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
		9	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	
Output Voltage Logic 0	V_{OL}	15	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
		9	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	
Threshold Voltage Logic 1	V_{OHA}	9	-1.090		-0.980			-0.910		Vdc
		9	-1.090		-0.980			-0.910		
		15	-1.090		-0.980			-0.910		
		15	-1.090		-0.980			-0.910		
Threshold Voltage Logic 0	V_{OLA}	9		-1.655			-1.630		-1.595	Vdc
		9		-1.655			-1.630		-1.595	
		15		-1.655			-1.630		-1.595	
		15		-1.655			-1.630		-1.595	
Switching Times (50 Ω Load)									ns	
Propagation Delay	t_{12+15+}	15	1.0	4.3	1.0	2.2	4.0	1.0	4.2	
		15	1.0	4.3	1.0	2.2	4.0	1.0	4.2	
		9	1.0	4.3	1.0	2.2	4.0	1.0	4.2	
		9	1.0	4.3	1.0	2.2	4.0	1.0	4.2	
		15	1.0	4.3	1.0	2.7	4.0	1.0	4.2	
		9	1.0	4.3	1.0	2.7	4.0	1.0	4.2	
Rise Time (20 to 80%)	t_{15+}	15	1.5	3.7	1.5	2.0	3.5	1.5	3.6	
		9	1.5	3.7	1.5	2.0	3.5	1.5	3.6	
Fall Time (20 to 80%)	t_{9-}	15	1.5	3.7	1.5	2.0	3.5	1.5	3.6	
		9	1.5	3.7	1.5	2.0	3.5	1.5	3.6	

* Inputs 4, 7, 10 and 13 will behave similarly for ac and I_{inH} values.
 Inputs 5, 6, 11 and 12 will behave similarly for ac and I_{inH} values.

3

ELECTRICAL CHARACTERISTICS (continued)

③ Test Temperature			TEST VOLTAGE VALUES (Volts)					(V _{CC}) Gnd	
			V _{IHmax}	V _{ILmin}	V _{IHAMin}	V _{ILAmx}	V _{EE}		
-30°C			-0.890	-1.890	-1.205	-1.500	-5.2		
+25°C			-0.810	-1.850	-1.105	-1.475	-5.2		
+85°C			-0.700	-1.825	-1.035	-1.440	-5.2		
Characteristic	Symbol	Pin Under Test	TEST VOLTAGE APPLIED TO PINS LISTED BELOW						
			V _{IHmax}	V _{ILmin}	V _{IHAMin}	V _{ILAmx}	V _{EE}		
Power Supply Drain Current	I _E	8					8	1, 16	
Input Current	I _{inH} *	12	12, 13				8	1, 16	
		13	13				8	1, 16	
Output Voltage	Logic 1	V _{OH}	15	12, 13			8	1, 16	
			9				8	1, 16	
Output Voltage	Logic 0	V _{OL}	15				8	1, 16	
			9	12, 13			8	1, 16	
Threshold Voltage	Logic 1	V _{OHA}	9				12	8	1, 16
			9				13	8	1, 16
			15	12	13		8	1, 16	
			15	13	12		8	1, 16	
Threshold Voltage	Logic 0	V _{OLA}	9	12	13		8	1, 16	
			9	13	12		8	1, 16	
			15			12	8	1, 16	
			15			13	8	1, 16	
Switching Times	(50Ω Load)			+1.11V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t ₁₂₊₁₅₊ t ₁₂₋₁₅₋ t ₁₂₊₉₋ t ₁₂₋₉₊ t ₁₃₊₁₅₊ t ₁₃₊₉₋	15		13		12	15	8	1, 16
		15		13		12	15	8	1, 16
		9		13		12	9	8	1, 16
		9		13		12	9	8	1, 16
		15		12		13	15	8	1, 16
		9		12		13	9	8	1, 16
Rise Time	(20 to 80%)	t ₁₅₊ t ₉₊	15	12	13	15	8	1, 16	
			9	12	13	9	8	1, 16	
Fall Time	(20 to 80%)	t ₁₅₋ t ₉₋	15	12	13	15	8	1, 16	
			9	12	13	9	8	1, 16	

* Inputs 4, 7, 10 and 13 will behave similarly for ac and I_{inH} values.
 Inputs 5, 6, 11 and 12 will behave similarly for ac and I_{inH} values.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

