

# DS91M047

## 125 MHz Quad M-LVDS Line Driver

### General Description

The DS91M047 is a high-speed quad M-LVDS line driver designed for driving clock or data signals to up to four multipoint networks.

M-LVDS (Multipoint LVDS) is a new family of bus interface devices based on LVDS technology specifically designed for multipoint and multidrop cable and backplane applications. It differs from standard LVDS in providing increased drive current to handle double terminations that are required in multipoint applications. Controlled transition times minimize reflections that are common in multipoint configurations due to unterminated stubs.

The DS91M047 accepts LVTTTL/LVCMOS input levels and translates them to M-LVDS signal levels with transition times of greater than 1 ns. The device provides the DE and  $\overline{DE}$  inputs that are ANDed together and control the TRI-STATE outputs. The DE and  $\overline{DE}$  inputs are common to all four drivers.

The DS91M047 has a flow-through pinout for easy PCB layout. The DS91M047 provides a new alternative for high speed multipoint interface applications. It is packaged in a space saving SOIC-16 package.


### Features

- DC - 125 MHz / 250 Mbps low jitter, low skew, low power operation
- Conforms to TIA/EIA-899 M-LVDS Standard
- Controlled transition times (2 ns typ) minimize reflections
- 8 kV ESD on M-LVDS pins protects adjoining components
- Flow-through pinout simplifies PCB layout
- Industrial operating temperature range (-40°C to +85°C)
- Available in a space saving SOIC-16 package

### Applications

- Multidrop / Multipoint clock and data distribution
- High-Speed, Low Power, Short-Reach alternative to TIA/EIA-485/422
- Clock distribution in AdvancedTCA (ATCA) and MicroTCA ( $\mu$ TCA) backplanes

### Typical Application





20024002

## Ordering Information

Operating Temperature	Package Type / Number	Order Number
-40°C to +85°C	SOIC/M16A	DS91M047TMA

## Connection Diagrams



## Pin Descriptions

Pin No.	Name	Description
2, 3, 6, 7	DI	Driver input pin, LVCMOS compatible.
10, 11, 14, 15	A	Non-inverting driver output pin, M-LVDS levels.
9, 12, 13, 16	B	Inverting driver output pin, M-LVDS levels.
1	DE	Driver enable pin: When DE is low, the driver is disabled. When DE is high and $\overline{DE}$ is low or open, the driver is enabled. If both DE and $\overline{DE}$ are open circuit, then the driver is disabled.
8	$\overline{DE}$	Driver enable pin: When $\overline{DE}$ is high, the driver is disabled. When $\overline{DE}$ is low or open and DE is high, the driver is enabled. If both DE and $\overline{DE}$ are open circuit, then the driver is disabled.
4	VDD	Power supply pin, +3.3V $\pm$ 0.3V
5	GND	Ground pin

## Truth Table

ENABLES		INPUT DI	OUTPUTS	
DE	$\overline{DE}$		A	B
H	L	L	L	H
		H	H	L
All other combinations of ENABLE inputs		X	Z	Z

## Absolute Maximum Ratings (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage	-0.3V to +4V
LVC MOS Input Voltage	-0.3V to ( $V_{DD} + 0.3V$ )
M-LVDS Output Voltage	-5.5V to +5.5V
M-LVDS Output Short Circuit Current Duration	Continuous
Junction Temperature	+140°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature Range	
Soldering (4 sec.)	+260°C
Maximum Package Power Dissipation @ +25°C	
MA Package	766 mW
Derate MA Package	6.67 mW/°C above +25°C
Package Thermal Resistance	
$\theta_{JA}$	+150°C/W
$\theta_{JC}$	+63.8°C/W

## ESD Susceptibility

HBM	≥8 kV
MM	≥250V
CDM	≥1250V

**Note 1:** Human Body Model, applicable std. JESD22-A114C

**Note 2:** Machine Model, applicable std. JESD22-A115-A

**Note 3:** Field Induced Charge Device Model, applicable std. JESD22-C101-C

## Recommended Operating Conditions

	Min	Typ	Max	Units
Supply Voltage (VDD)	+3.0	+3.3	+3.6	V
Voltage at Any Bus Terminal (Separate or Common-Mode)	-1.4		+3.8	V
High Level Input Voltage ( $V_{IH}$ )	2.0		$V_{DD}$	V
Low Level Input Voltage ( $V_{IL}$ )	0		0.8	V
Operating Free Air Temperature ( $T_A$ )	-40	+25	+85	°C

## DC Electrical Characteristics (Notes 5, 6, 7, 9)

Over supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>LVC MOS DC Specifications</b>						
$V_{IH}$	High-Level Input Voltage		2.0		$V_{DD}$	V
$V_{IL}$	Low-Level Input Voltage		GND		0.8	V
$I_{IH}$	High-Level Input Current	$V_{IH} = 3.6V$	-15	±1	15	μA
$I_{IL}$	Low-Level Input Current	$V_{IL} = 0V$	-15	±1	15	μA
$V_{CL}$	Input Clamp Voltage	$I_{IN} = -18 mA$	-1.5			V
<b>M-LVDS DC Specifications</b>						
$ V_{AB} $	Differential Output Voltage Magnitude	$R_L = 50\Omega, C_L = 5 pF$ <i>Figures 1, 3</i>	480		650	mV
$\Delta V_{AB}$	Change in Differential Output Voltage Magnitude Between Logic States		-50		50	mV
$V_{OS(SS)}$	Steady-State Common-Mode Output Voltage	<i>Figures 1, 2</i> $R_L = 50\Omega$	0.30	1.6	2.10	V
$ \Delta V_{OS(SS)} $	Change in Steady-State Common-Mode Output Voltage Between Logic States		0		50	mV
$V_{A(OC)}$	Maximum Steady-State Open-Circuit Output Voltage	<i>Figure 4</i>	0		2.4	V
$V_{B(OC)}$	Maximum Steady-State Open-Circuit Output Voltage		0		2.4	V
$V_{P(H)}$	Voltage Overshoot, Low-to-High Level Output (Note 10)	$R_L = 50\Omega, C_L = 5 pF$ $C_D = 0.5 pF, \text{ Figures 6, 7}$			$1.2V_{SS}$	V
$V_{P(L)}$	Voltage Overshoot, High-to-Low Level Output (Note 10)		-0.2 $V_{SS}$			V
$I_{OS}$	Output Short-Circuit Current (Note 8)	<i>Figure 5</i>	-43		43	mA
$I_A$	Driver High-Impedance Output Current	$V_A = 3.8V, V_B = 1.2V$	0		32	μA
		$V_A = 0V \text{ or } 2.4V, V_B = 1.2V$	-20		20	μA
		$V_A = -1.4V, V_B = 1.2V$	-32		0	μA
$I_B$	Driver High-Impedance Output Current	$V_A = 3.8V, V_B = 1.2V$	0		32	μA
		$V_A = 0V \text{ or } 2.4V, V_B = 1.2V$	-20		20	μA
		$V_A = -1.4V, V_B = 1.2V$	-32		0	μA
$I_{AB}$	Driver High-Impedance Output Differential Current ( $I_A - I_B$ )	$V_A = V_B, -1.4V \leq V \leq 3.8V$	-4		4	μA

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$I_{A(OFF)}$	Driver High-Impedance Output Power-Off Current	$V_A = 3.8V, V_B = 1.2V$ $V_{DD} = 1.5V$	0		32	$\mu A$
		$V_A = 0V$ or $2.4V, V_B = 1.2V$ $V_{DD} = 1.5V$	-20		20	$\mu A$
		$V_A = -1.4V, V_B = 1.2V$ $V_{DD} = 1.5V$	-32		0	$\mu A$
$I_{B(OFF)}$	Driver High-Impedance Output Power-Off Current	$V_A = 3.8V, V_B = 1.2V$ $V_{DD} = 1.5V$	0		32	$\mu A$
		$V_A = 0V$ or $2.4V, V_B = 1.2V$ $V_{DD} = 1.5V$	-20		20	$\mu A$
		$V_A = -1.4V, V_B = 1.2V$ $V_{DD} = 1.5V$	-32		0	$\mu A$
$I_{AB(OFF)}$	Driver High-Impedance Output Power-Off Current ( $I_{A(OFF)} - I_{B(OFF)}$ )	$V_A = V_B, -1.4V \leq V \leq 3.8V$ $V_{DD} = 1.5V$	-4		4	$\mu A$
$C_A$	Driver Output Capacitance	$V_{DD} = 0V$		7.8		pF
$C_B$	Driver Output Capacitance			7.8		pF
$C_{AB}$	Driver Output Differential Capacitance			3		pF
$C_{A/B}$	Driver Output Capacitance Balance ( $C_A/C_B$ )			1		
$I_{CC}$	Power Supply Current	$R_L = 50\Omega$ (All Outputs) $DI = V_{DD}$ or GND (All Inputs) $DE = V_{DD}, \overline{DE} = GND$ $f = 125$ MHz		65	75	mA
$I_{CCZ}$	TRI-STATE Power Supply Current	$R_L = 50\Omega$ (All Outputs) $DI = V_{DD}$ or GND (All Inputs) $DE = GND, \overline{DE} = V_{DD}$		19	24	mA

**Note 4:** "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

**Note 5:** The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

**Note 6:** Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except  $V_{OD}$  and  $\Delta V_{OD}$ .

**Note 7:** Typical values represent most likely parametric norms for  $V_{DD} = +3.3V$  and  $T_A = +25^\circ C$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

**Note 8:** Output short circuit current ( $I_{OS}$ ) is specified as magnitude only, minus sign indicates direction only.

**Note 9:**  $C_L$  includes fixture capacitance and  $C_D$  includes probe capacitance.

**Note 10:** Specification is guaranteed by characterization and is not tested in production.

## Switching Characteristics (Notes 11, 12, 18)

Over supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{PHL}$	Differential Propagation Delay High to Low	$R_L = 50\Omega$ $C_L = 5\text{ pF}$ $C_D = 0.5\text{ pF}$ <i>Figures 6, 7</i>	1.5	3.1	5.0	ns
$t_{PLH}$	Differential Propagation Delay Low to High		1.5	3.1	5.0	ns
$t_{SKD1}$	Differential Pulse Skew $ t_{PHL} - t_{PLH} $ (Notes 13, 14)		0	70	140	ps
$t_{SKD2}$	Channel-to-Channel Skew (Notes 13, 15)		0	70	200	ps
$t_{SKD3}$	Differential Part-to-Part Skew (Notes 13, 16) (Constant $T_A$ and $V_{DD}$ )		0	0.8	1.5	ns
$t_{SKD4}$	Differential Part-to-Part Skew (Notes 13, 17)		0		3.5	ns
$t_{TLH}$	Rise Time (Note 13)		1.1	2.0	3.0	ns
$t_{THL}$	Fall Time (Note 13)	1.1	2.0	3.0	ns	
$t_{PHZ}$	Disable Time High to Z	$R_L = 50\Omega$ $C_L = 5\text{ pF}$ $C_D = 0.5\text{ pF}$ <i>Figures 8, 9</i>		7	12.5	ns
$t_{PLZ}$	Disable Time Low to Z			7	12.5	ns
$t_{PZH}$	Enable Time Z to High			7	12.5	ns
$t_{PZL}$	Enable Time Z to Low			7	12.5	ns
$f_{MAX}$	Maximum Operating Frequency		(Note 13)	125		

**Note 11:** The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

**Note 12:** Typical values represent most likely parametric norms for  $V_{DD} = +3.3V$  and  $T_A = +25^\circ C$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

**Note 13:** Specification is guaranteed by characterization and is not tested in production.

**Note 14:**  $t_{SKD1}$ ,  $|t_{PLHD} - t_{PHLD}|$ , Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.


**Note 15:**  $t_{SKD2}$ , Channel-to-Channel Skew, is the difference in propagation delay ( $t_{PLHD}$  or  $t_{PHLD}$ ) among all output channels.

**Note 16:**  $t_{SKD3}$ , Part-to-Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same  $V_{DD}$  and within  $5^\circ C$  of each other within the operating temperature range.

**Note 17:**  $t_{SKD4}$ , Part-to-Part Skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution.  $t_{SKD4}$  is defined as  $|Max - Min|$  differential propagation delay.


**Note 18:**  $C_L$  includes fixture capacitance and  $C_D$  includes probe capacitance.

# Parameter Measurement Information




20024033

FIGURE 1. Differential Driver Test Circuit




20024034

FIGURE 2. Differential Driver Waveforms




20024035

FIGURE 3. Differential Driver Full Load Test Circuit




20024036

FIGURE 4. Differential Driver DC Open Test Circuit




20024037

FIGURE 5. Differential Driver Short-Circuit Test Circuit




20024004

FIGURE 6. Driver Propagation Delay and Transition Time Test Circuit




20024038

FIGURE 7. Driver Propagation Delay and Transition Time Waveforms



20024006


FIGURE 8. Driver TRI-STATE Delay Test Circuit




20024007

FIGURE 9. Driver TRI-STATE Delay Waveforms


# Typical Performance




20024050  
Driver Rise Time as a Function of Temperature




20024052  
Driver Propagation Delay (t<sub>PLHD</sub>) as a Function of Temperature




20024051  
Driver Fall Time as a Function of Temperature



20024053  
Driver Propagation Delay (t<sub>PLHD</sub>) as a Function of Temperature






20024058  
Driver Output Signal Amplitude as a Function of Resistive Load



20024054  
Driver Power Supply Current as a Function of Frequency

**Physical Dimensions** inches (millimeters) unless otherwise noted



**16-Lead (0.150 Wide) Molded Small Outline Package, JEDEC  
Order Number DS91M047TMA  
NS Package Number M16A**

# Notes

## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	<a href="http://www.national.com/amplifiers">www.national.com/amplifiers</a>	WEBENCH	<a href="http://www.national.com/webench">www.national.com/webench</a>
Audio	<a href="http://www.national.com/audio">www.national.com/audio</a>	Analog University	<a href="http://www.national.com/AU">www.national.com/AU</a>
Clock Conditioners	<a href="http://www.national.com/timing">www.national.com/timing</a>	App Notes	<a href="http://www.national.com/appnotes">www.national.com/appnotes</a>
Data Converters	<a href="http://www.national.com/adc">www.national.com/adc</a>	Distributors	<a href="http://www.national.com/contacts">www.national.com/contacts</a>
Displays	<a href="http://www.national.com/displays">www.national.com/displays</a>	Green Compliance	<a href="http://www.national.com/quality/green">www.national.com/quality/green</a>
Ethernet	<a href="http://www.national.com/ethernet">www.national.com/ethernet</a>	Packaging	<a href="http://www.national.com/packaging">www.national.com/packaging</a>
Interface	<a href="http://www.national.com/interface">www.national.com/interface</a>	Quality and Reliability	<a href="http://www.national.com/quality">www.national.com/quality</a>
LVDS	<a href="http://www.national.com/lvds">www.national.com/lvds</a>	Reference Designs	<a href="http://www.national.com/refdesigns">www.national.com/refdesigns</a>
Power Management	<a href="http://www.national.com/power">www.national.com/power</a>	Feedback	<a href="http://www.national.com/feedback">www.national.com/feedback</a>
Switching Regulators	<a href="http://www.national.com/switchers">www.national.com/switchers</a>		
LDOs	<a href="http://www.national.com/lido">www.national.com/lido</a>		
LED Lighting	<a href="http://www.national.com/led">www.national.com/led</a>		
PowerWise	<a href="http://www.national.com/powerwise">www.national.com/powerwise</a>		
Serial Digital Interface (SDI)	<a href="http://www.national.com/sdi">www.national.com/sdi</a>		
Temperature Sensors	<a href="http://www.national.com/tempsensors">www.national.com/tempsensors</a>		
Wireless (PLL/VCO)	<a href="http://www.national.com/wireless">www.national.com/wireless</a>		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY

**NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION.** As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at [www.national.com](http://www.national.com)



**National Semiconductor  
Americas Technical  
Support Center**  
Email: [support@nsc.com](mailto:support@nsc.com)  
Tel: 1-800-272-9959

**National Semiconductor Europe  
Technical Support Center**  
Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
German Tel: +49 (0) 180 5010 771  
English Tel: +44 (0) 870 850 4288

**National Semiconductor Asia  
Pacific Technical Support Center**  
Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor Japan  
Technical Support Center**  
Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)