



# DSD1700

For most current data sheet and other product information, visit [www.burr-brown.com](http://www.burr-brown.com)

## Direct Stream Digital™ (DSD™) *Sound PLUS™* Audio DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- DIRECT TRANSFER OF DSD DATA STREAM TO ANALOG OUTPUT SIGNAL
- DUAL DIFFERENTIAL ANALOG FIR FILTER
- DIRECT, CMOS LOGIC INTERFACE TO DSD™ DECODER IC
  - Data Clock: 2.8224 MHz (64 • 44.1kHz)
  - System Clock: 11.2896 MHz (256 • 44.1kHz)
- EXCELLENT DYNAMIC PERFORMANCE
  - THD+N: 0.001% (typ)
  - Dynamic Range: 110dB (typ)
  - SNR: 110dB (typ)
  - Frequency Response (-3dB): 100kHz
- SINGLE +5V SUPPLY OPERATION
- SMALL 28-LEAD SSOP PACKAGE

### APPLICATIONS


- SUPER AUDIO CD (SACD™) PLAYERS
- PROFESSIONAL DSD PROCESSORS
- PROFESSIONAL DSD CONSOLES

### DESCRIPTION

The DSD1700 is a unique digital-to-analog converter designed for DSD audio applications. The DSD1700 consists of a single-channel, 8-tap analog FIR filter constructed using a double differential circuit architecture, ensuring excellent dynamic performance and high power-supply noise rejection. The DSD1700 also includes the necessary logic required to interface directly to a DSD decoder IC.

The overall features and performance of the DSD1700 make it an ideal choice for high-performance Super Audio CD players and DSD studio applications.

All trademarks are property of their respective owners.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111  
Twx: 910-952-1111 • Internet: <http://www.burr-brown.com/> • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

# SPECIFICATIONS


All specifications  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = V_{CC} = 5.0\text{V}$ ,  $f_S = 44.1\text{kHz}$ , data clock =  $64f_S$ , system clock =  $256f_S$ , unless otherwise specified. (Although the sampling frequency of Direct Stream Digital is 2.8224MHz, for convenience, in this specification sheet, it is described that the sampling frequency ( $f_S$ ) is 44.1kHz and the 2.8224MHz clock is  $64f_S$ ).

PARAMETER	CONDITIONS	DSD1700E			UNITS
		MIN	TYP	MAX	
<b>INPUT CLOCK</b> Data Clock Frequency (DCK) System Clock Frequency (SCK)	$64f_S$ $256f_S$		2.8224 11.2896		MHz MHz
<b>SCK AC REQUIREMENT<sup>(1)</sup></b> Input Clock Duty Cycle			50		%
<b>DIGITAL INPUT</b> High Level Input Voltage Low Level Input Voltage High Level Input Current Low Level Input Current	$V_{IH}$ $V_{IL}$ $I_{IH}$ $I_{IL}^{(2)}$ $I_{IL}^{(3)}$	$0.7V_{DD}$		$0.3V_{DD}$ $\pm 10$ $\pm 10$ $-120$	V V $\mu\text{A}$ $\mu\text{A}$ $\mu\text{A}$
<b>ANALOG OUTPUT<sup>(5)</sup></b> Full-Scale Voltage Gain Error Offset Error Output Impedance <sup>(4)</sup>			$4.1V_{CC}$ $\pm 4$ $\pm 0.1$ 2	$\pm 10$ $\pm 1$	Vp-p % of FSR % of FSR k $\Omega$
<b>DYNAMIC PERFORMANCE<sup>(5)</sup></b> THD+N, $V_{OUT} = 0\text{dB}$ Dynamic Range Signal-to-Noise Ratio Frequency Response, $-3\text{dB}$	with 30kHz GIC Filter with 30kHz GIC Filter with 30kHz GIC Filter		0.001 110 110 100		% dB dB kHz
<b>POWER SUPPLY REQUIREMENTS</b> Voltage Range Supply Current Power Dissipation	$V_{CC}, V_{DD}$ $I_{CC} + I_{DD}$ $V_{CC} = V_{DD} = 5.0\text{V}$ $V_{CC} = V_{DD} = 5.0\text{V}$	4.5	5 5.5 27.5	5.5 8.0 40	VDC mA mW
<b>TEMPERATURE RANGE</b> Operating Storage Thermal Resistance	$\theta_{JA}$ 28-Pin SSOP	-25 -55		+85 +125	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}/\text{W}$

NOTES: (1) See description of system clock in the Functional Description section of this data sheet. (2) Pins 26, 27, 28: DATA. DCK. SCK. (3) Pins 3, 4:  $\overline{\text{RST}}$ , PHASE (with internal pull-up). (4) Pins 13, 14, 15, 16:  $I_{OUTHN}$ ,  $I_{OUTCP}$ ,  $I_{OUTCN}$ ,  $I_{OUTHP}$ . (5) Measure DSD signal modulated  $f_{SIG} = 1\text{kHz}$  with 50% scaling factor through standard differential to single-ended converter (see Figure 10) using Audio Precision System II in rms mode with 20kHz LPF and 400Hz HPF.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## PIN CONFIGURATION



## PIN ASSIGNMENTS

PIN	NAME	I/O	DESCRIPTION
1	DGND	—	Digital Ground
2	V <sub>DD</sub>	—	Digital Power Supply: +5V
3	R <sub>ST</sub>	IN	Reset Control Input, Active LOW <sup>(1)</sup>
4	PHASE	IN	Select data phase (LOW = Normal; HIGH = Invert)
5	AGND	—	Analog Ground
6	V <sub>CC</sub>	—	Analog Power Supply: +5V
7	AGND	—	Analog Ground
8	V <sub>CC</sub>	—	Analog Power Supply: +5V
9	V <sub>CC</sub>	—	Analog Power Supply: +5V
10	AGND	—	Analog Ground
11	V <sub>CC</sub>	—	Analog Power Supply: +5V
12	AGND	—	Analog Ground
13	I <sub>OUT</sub> HN	OUT	Analog Output from DAC (Hot Negative)
14	I <sub>OUT</sub> CP	OUT	Analog Output from DAC (Cold Positive)
15	I <sub>OUT</sub> CN	OUT	Analog Output from DAC (Cold Negative)
16	I <sub>OUT</sub> HP	OUT	Analog Output from DAC (Hot Positive)
17	AGND	—	Analog Ground
18	AGND	—	Analog Ground
19	V <sub>CC</sub>	—	Analog Power Supply: +5V
20	AGND	—	Analog Ground
21	V <sub>CC</sub>	—	Analog Power Supply: +5V
22	V <sub>CC</sub>	—	Analog Power Supply: +5V
23	AGND	—	Analog Ground
24	V <sub>CC</sub>	—	Analog Power Supply: +5V
25	AGND	—	Analog Ground
26	DATA	IN	Direct Stream Digital Data Input
27	DCK	IN	Data Clock Input
28	SCK	IN	System Clock Input

NOTE: (1) With internal pull-up resistor

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Supply Voltage <sup>(2)</sup> .....	+6.5V
Supply Voltage Differences <sup>(3)</sup> .....	±0.1V
Ground Voltage Differences <sup>(4)</sup> .....	±0.1V
Digital Input Voltage .....	-0.3V to V <sub>DD</sub> +0.3V
Input Current (any pins except supplies) .....	±10mA
Operating Temperature .....	-25°C to +85°C
Storage Temperature .....	-55°C to +125°C
Junction Temperature .....	+150°C
Lead Temperature (soldering, 5s) .....	+260°C
Package Temperature (IR reflow, peak, 10s) .....	+235°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) V<sub>CC</sub>, V<sub>DD</sub>. (3) Among V<sub>CC</sub>, V<sub>DD</sub>. (4) Among AGND, DGND.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER <sup>(1)</sup>	TRANSPORT MEDIA
DSD1700E "	28-Lead SSOP "	324 "	0°C to +70°C "	DSD1700E "	DSD1700E DSD1700E/2K	Rails Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K indicates 2000 devices per reel). Ordering 2000 pieces of "DSD1700E/2K" will get a single 2000-piece Tape and Reel.

# GENERAL INFORMATION

The DSD1700 is designed solely for use in DSD and SACD applications. It is not compatible with standard CD audio transports, or DVD/MPEG-2 decoders. Burr-Brown manufactures a wide array of products for these applications. Please refer to our audio brochure and product data sheets, available from our web site ([www.burr-brown.com](http://www.burr-brown.com)) and local sales offices.

# FUNCTIONAL DESCRIPTION

The concept of Direct Stream Digital (DSD) conversion is simple. An analog audio input is digitized by a 1-bit, 64x oversampled delta-sigma modulator. The 1-bit data stream is then stored and may be transferred to a SACD disc at a later time. For playback, the 1-bit, 64x oversampled data is then presented to the DSD1700 directly by a DSD decoder IC. The DSD1700 then low-pass filters the oversampled data to reconstruct the original analog audio waveform. The recording and playback functions are illustrated in Figures 1 and 2 respectively.

To perform the digital-to-analog conversion, the DSD1700 includes both the decoder interface logic and an analog FIR filter. The following paragraphs provide a summary of these functions.




FIGURE 1. DSD Recording.

# DECODER INTERFACE

The decoder interface consists of several CMOS logic inputs. The system clock input, SCK (pin 28), operates at 11.2896MHz (256 • 44.1kHz). The data bit clock, DCK (pin 27), operates at 2.8244 MHz (64 • 44.1kHz) and is the 64x oversampled data clock. The 1-bit, 64x oversampled data stream is input at DATA (pin 26). DATA and DCK are synchronized to the SCK falling edge.

The DSD1700 generates HOT and COLD data internally for use with the double differential analog FIR filter. The PHASE input (pin 4) is used to determine the polarity of the HOT and COLD data (normal or inverted). The PHASE input is synchronized to the rising edge of SCK.

The  $\overline{RST}$  input (pin 3) is used for system reset purposes.  $\overline{RST}$  should be High for normal operation, and Low for reset operation. When  $\overline{RST}$  is held Low, the current outputs of the analog FIR filter are set to the bipolar zero (BPZ) level. The  $\overline{RST}$  signal is synchronized to the rising edge of SCK.

# TIMING

Figures 3 through 6 show the timing diagrams for the DSD1700 interface signals. Figure 3 shows the system clock (SCK) timing requirements. Figure 4 shows the general timing for the data input. Figures 5 and 6 show the detailed timing for the DSD data and control data inputs.




FIGURE 2. DSD Playback.




FIGURE 3. System Clock Timing.






FIGURE 4. Input Signal Timing.



SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
$t_{SCWH}$	SCK Pulse Width High	10			ns
$t_{SCWL}$	SCK Pulse Width Low	10			ns
$t_{SCY}$	SCK Pulse Cycle Time		$1/(256f_s)$		sec
$t_{DCS}$	DCK Setup Time	15			ns
$t_{DCH}$	DCK Hold Time	5			ns
$t_{DAS}$	DATA Setup Time	15			ns
$t_{DAH}$	DATA Hold Time	5			ns

FIGURE 5. DSD Data Input Timing.



SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
$t_{SCWH}$	SCK Pulse Width High	10			ns
$t_{SCWL}$	SCK Pulse Width Low	10			ns
$t_{SCY}$	SCK Pulse Cycle Time		$1/(256f_s)$		sec
$t_{PS}$	PHASE Setup Time	15			ns
$t_{PH}$	PHASE Hold Time	5			ns
$t_{RS}$	$\overline{RST}$ Setup Time	15			ns
$t_{RH}$	$\overline{RST}$ Hold Time	5			ns

FIGURE 6. Control Data Input Timing.

## ANALOG FIR FILTER

The low-pass filter function for the DSD1700 is constructed by using four 8-tap, analog FIR filters with current outputs. The four filters include one each for HOT and COLD positive, and one each for HOT and COLD negative. This is referred to as a double differential architecture. These filters use resistors to set the filter coefficients, as shown in

Figure 7. Prior to the analog FIR filters, the duty cycle of the DSD input signal is set to 75% by the DSD1700's duty generators.

Plots of the analog FIR filter response is shown in Figure 8. The stop-band attenuation of the filters dictates that additional low-pass filtering is required at the output of the external current-to-voltage converter circuit (see Figure 10).




FIGURE 7. Analog FIR Filter Structure.




FIGURE 8. Analog FIR Filter Frequency Response.

# APPLICATIONS INFORMATION

## TYPICAL CONNECTIONS

Figure 9 shows the basic connection diagram for the DSD1700. A significant number of power supply bypass capacitors are required, and Burr-Brown recommends the indicated values for optimal performance.

## CURRENT-TO-VOLTAGE (I/V) CONVERTER CIRCUIT

The DSD1700 is a current output device, and requires an I/V conversion circuit to transform the double-differential outputs into a usable voltage output. The circuit in Figure 10 is recommended for this purpose. Op amps are OPA134 or equivalent.




FIGURE 9. Basic Connection Diagram.




FIGURE 10. Recommended I/V Conversion Circuit.

## PRINTED CIRCUIT BOARD LAYOUT

A typical PCB floor plan for the DSD1700 is shown in Figure 11. A ground plane is recommended, with the analog and digital sections being isolated from one another using a split in the plane. The DSD1700 should be oriented with the digital I/O pins facing the ground plane split/cut, allowing for direct connection to the DSD decoder and control signals originating from the digital section of the board.

Separate power supplies are recommended for the digital and analog sections of the board. This prevents the switching noise present on the digital supply from contaminating the analog power supply and degrading the dynamic performance of the DSD1700.




FIGURE 11. Recommended PCB Layout Technique.

This datasheet has been downloaded from:

[www.DatasheetCatalog.com](http://www.DatasheetCatalog.com)

Datasheets for electronic components.



LittleDiode supplies new, hard to find or obsolete electronic components and semiconductors all over the world.

With over two million different components listed you are sure to find the part you need.

Feel free to visit us today at our online store:

[LittleDiode.com](http://LittleDiode.com)

Looking forward to providing you with the best possible service.