

# M37702M2AXXFP, M37702M2BXXFP

M37702M2-XXXFP and M37702S1FP are respectively unified into M37702M2AXXFP and M37702S1AFP.

# M37702S1AFP, M37702S1BFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

## DESCRIPTION

The M37702M2AXXFP is a single-chip microcomputers designed with high-performance CMOS silicon gate technology. This is housed in a 80-pin plastic molded QFP. This single-chip microcomputer has a large 16M bytes address space, three instruction queue buffers, and two data buffers for high-speed instruction execution. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. This microcomputer is suitable for office, business, and industrial equipment controller that require high-speed processing of large data.

The differences between M37702M2AXXFP, M37702M2BXXFP, M37702S1AFP and M37702S1BFP are the ROM size and the external clock input frequency as shown below. Therefore, the following descriptions will be for the M37702M2AXXFP unless otherwise noted.

Type name	ROM size	External clock input frequency
M37702M2AXXFP	16K bytes	16MHz
M37702M2BXXFP	16K bytes	25MHz
M37702S1AFP	External	16MHz
M37702S1BFP	External	25MHz

## FEATURES

- Number of basic instructions.....103
- Memory size ROM.....16K bytes  
RAM.....512 bytes
- Instruction execution time  
M37702M2AXXFP, M37702S1AFP  
(The fastest instruction at 16MHz frequency).....250ns

M37702M2BXXFP, M37702S1BFP

(The fastest instruction at 25MHz frequency).....160ns

- Single power supply.....5V±10%
- Low power dissipation (at 16MHz frequency)  
.....60mW (Typ.)
- Interrupts.....19 types 7 levels
- Multiple function 16-bit timer.....5+3
- UART (may also be synchronous).....2
- 8-bit A-D converter.....8-channel inputs
- 12-bit watchdog timer
- Programmable input/output  
(ports P0, P1, P2, P3, P4, P5, P6, P7, P8).....68

## APPLICATION

Control devices for office equipment such as copiers, printers, typewriters, facsimiles, word processors, and personal computers


Control devices for industrial equipment such as ME, NC, communication and measuring instruments

## NOTE

Refer to "Chapter 5 PRECAUTIONS" when using this microcomputer.

The M37702M2AXXFP and M37702S1AFP satisfy the timing requirements and the switching characteristics of the former M37702M2-XXXFP and M37702S1FP.

## PIN CONFIGURATION (TOP VIEW)




### Outline 80P6N-A

\*: Used in the evaluation chip mode only

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**



6249828 0026122 389

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**FUNCTIONS OF M37702M2AXXFP**

Parameter		Functions
Number of basic Instructions		103
Instruction execution time	M37702M2AXXFP, M37702S1AFP	250ns (the fastest instruction at external clock 16MHz frequency)
	M37702M2BXXFP, M37702S1BFP	160ns (the fastest instruction at external clock 25MHz frequency)
Memory size	ROM	16K bytes
	RAM	512 bytes
Input/Output ports	P0~P2, P4~P8	8-bitX 8
	P3	4-bitX 1
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bitX 5
	TB0, TB1, TB2	16-bitX 3
Serial I/O		(UART or clock synchronous serial I/O)X2
A-D converter		8-bitX 1 ( 8 channels)
Watchdog timer		12-bitX 1
Interrupts		3 external types, 16 internal types (Each interrupt can be set the priority levels to 0~7.)
Clock generating circuit		Built-in(externally connected to a ceramic resonator or quartz crystal resonator)
Supply voltage		5 V±10%
Power dissipation		60mW(at external clock 16MHz frequency)
Input/Output characteristic	Input/Output voltage	5 V
	Output current	5 mA
Memory expansion		Maximum 16M bytes
Operating temperature range		-20~85°C
Device structure		CMOS high-performance silicon gate process
Package		80-pin plastic molded QFP

■ 6249828 0026123 215 ■

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**PIN DESCRIPTION**

Pin	Name	Input/Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Power supply		Supply 5 V±10% to V <sub>CC</sub> and 0 V to V <sub>SS</sub> .
CNV <sub>SS</sub>	CNV <sub>SS</sub> input	Input	This pin controls the processor mode. Connect to V <sub>SS</sub> for single-chip mode, and to V <sub>CC</sub> for external ROM types.
$\overline{\text{RESET}}$	Reset input	Input	To enter the reset state, this pin must be kept at a "L" condition which should be maintained for the required time.
X <sub>IN</sub>	Clock input	Input	These are I/O pins of internal clock generating circuit. Connect a ceramic or quartz crystal resonator between X <sub>IN</sub> and X <sub>OUT</sub> . When an external clock is used, the clock source should be connected to the X <sub>IN</sub> pin and the X <sub>OUT</sub> pin should be left open.
X <sub>OUT</sub>	Clock output	Output	
$\overline{\text{E}}$	Enable output	Output	Data or instruction read and data write are performed when output from this pin is "L".
BYTE	Bus width selection input	Input	In memory expansion mode or microprocessor mode, this pin determines whether the external data bus is 8-bit width or 16-bit width. The width is 16 bits when "L" signal inputs and 8 bits when "H" signal inputs.
AV <sub>CC</sub> AV <sub>SS</sub>	Analog supply input		Power supply for the A-D converter. Connect AV <sub>CC</sub> to V <sub>CC</sub> and AV <sub>SS</sub> to V <sub>SS</sub> externally.
V <sub>REF</sub>	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P <sub>0</sub> ~P <sub>7</sub>	I/O port P0	I/O	In single-chip mode, port P0 becomes an 8-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in input mode when reset. Address(A <sub>7</sub> ~A <sub>0</sub> ) is output in memory expansion mode or microprocessor mode.
P <sub>1</sub> ~P <sub>17</sub>	I/O port P1	I/O	In single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in memory expansion mode or microprocessor mode and external data bus is 16-bit width, high-order data (D <sub>15</sub> ~D <sub>8</sub> ) is input or output when $\overline{\text{E}}$ output is "L" and an address (A <sub>15</sub> ~A <sub>8</sub> ) is output when $\overline{\text{E}}$ output is "H". If the BYTE pin is "H" that is an external data bus is 8-bit width, only address(A <sub>15</sub> ~A <sub>8</sub> ) is output.
P <sub>2</sub> ~P <sub>27</sub>	I/O port P2	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode low-order data(D <sub>7</sub> ~D <sub>0</sub> ) is input or output when $\overline{\text{E}}$ output is "L" and an address(A <sub>23</sub> ~A <sub>16</sub> ) is output when $\overline{\text{E}}$ output is "H".
P <sub>3</sub> ~P <sub>33</sub>	I/O port P3	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, R/W, $\overline{\text{BHE}}$ , ALE, and HLDA signals are output.
P <sub>4</sub> ~P <sub>47</sub>	I/O port P4	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, P <sub>40</sub> and P <sub>41</sub> become $\overline{\text{HOLD}}$ and $\overline{\text{RDY}}$ input pin respectively. Functions of other pins are the same as in single-chip mode. In single-chip mode or memory expansion mode, port P <sub>42</sub> can be programmed for $\phi_1$ output pin divided the clock to X <sub>IN</sub> pin by 2. In microprocessor mode, P <sub>42</sub> always has the function as $\phi_1$ output pin.
P <sub>5</sub> ~P <sub>57</sub>	I/O port P5	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A0, timer A1, timer A2 and timer A3.
P <sub>6</sub> ~P <sub>67</sub>	I/O port P6	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A4, external interrupt input INT <sub>0</sub> , INT <sub>1</sub> and INT <sub>2</sub> pins, and input pins for timer B0, timer B1 and timer B2.
P <sub>7</sub> ~P <sub>77</sub>	I/O port P7	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as analog input AN <sub>0</sub> ~AN <sub>7</sub> input pins. P <sub>77</sub> also has an A-D conversion trigger input function.
P <sub>8</sub> ~P <sub>87</sub>	I/O port P8	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as R <sub>x</sub> D, T <sub>x</sub> D, CLK, CTS/RTS pins for UART 0 and UART 1.

— ■ 6249828 0026124 151 ■ —

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**BASIC FUNCTION BLOCKS**

The M37702M2AXXFP contains the following devices on a single chip: ROM and RAM for storing instructions and data, CPU for processing, bus interface unit (which controls instruction prefetch and data read/write between CPU and memory), timers, UART, A-D converter, and other peripheral devices such as I/O ports. Each of these devices are described below.

**MEMORY**

The memory map is shown in Figure 1. The address space is 16M bytes from addresses  $0_{16}$  to  $FFFFFF_{16}$ . The address space is divided into 64K bytes units called banks. The banks are numbered from  $0_{16}$  to  $FF_{16}$ . Built-in ROM, RAM and control registers for built-in peripheral devices are assigned to bank  $0_{16}$ .

The 16K bytes area from addresses  $C000_{16}$  to  $FFFF_{16}$  is the built-in ROM. Addresses  $FFD6_{16}$  to  $FFFF_{16}$  are the RESET and interrupt vector addresses and contain the interrupt vectors. Refer to the section on interrupts for details.

The 512 bytes area from addresses  $80_{16}$  to  $27F_{16}$  contains the built-in RAM. In addition to storing data, the RAM is used as stack during a subroutine call, or interrupts.

Assigned to addresses  $0_{16}$  to  $7F_{16}$  are peripheral devices such as I/O ports, A-D converter, UART, timer, and interrupt control registers.

A 256 bytes direct page area can be allocated anywhere in bank  $0_{16}$  using the direct page register DPR. In direct page addressing mode, the memory in the direct page area can be accessed with two words thus reducing program steps.




Fig. 1 Memory map

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

Address (Hexadecimal notation)		Address (Hexadecimal notation)	
000000		000040	Count start flag
000001		000041	
000002	Port P0	000042	One-shot start flag
000003	Port P1	000043	
000004	Port P0 data direction register	000044	Up-down flag
000005	Port P1 data direction register	000045	
000006	Port P2	000046	Timer A0
000007	Port P3	000047	Timer A1
000008	Port P2 data direction register	000048	
000009	Port P3 data direction register	000049	Timer A2
00000A	Port P4	00004A	Timer A3
00000B	Port P5	00004B	Timer A4
00000C	Port P4 data direction register	00004C	Timer B0
00000D	Port P5 data direction register	00004D	Timer B1
00000E	Port P6	00004E	Timer B2
00000F	Port P7	00004F	Timer A0 mode register
000010	Port P6 data direction register	000050	Timer A1 mode register
000011	Port P7 data direction register	000051	Timer A2 mode register
000012	Port P8	000052	Timer A3 mode register
000013		000053	Timer A4 mode register
000014	Port P8 data direction register	000054	Timer B0 mode register
000015		000055	Timer B1 mode register
000016		000056	Timer B2 mode register
000017		000057	Processor mode register
000018		000058	
000019		000059	Watchdog timer
00001A		00005A	Watchdog timer frequency selection flag
00001B		00005B	
00001C		00005C	
00001D		00005D	
00001E	A-D control register	00005E	
00001F	A-D sweep pin selection register	00005F	
000020	A-D register 0	000060	
000021		000061	
000022	A-D register 1	000062	
000023		000063	
000024	A-D register 2	000064	
000025		000065	
000026	A-D register 3	000066	
000027		000067	
000028	A-D register 4	000068	
000029		000069	
00002A	A-D register 5	00006A	
00002B		00006B	
00002C	A-D register 6	00006C	
00002D		00006D	
00002E	A-D register 7	00006E	
00002F		00006F	
000030	UART 0 transmit/receive mode register	000070	A-D conversion interrupt control register
000031	UART 0 bit rate generator	000071	UART0 transmission interrupt control register
000032		000072	UART0 receive interrupt control register
000033	UART 0 transmission buffer register	000073	UART1 transmission interrupt control register
000034	UART 0 transmit/receive control register 0	000074	UART1 receive interrupt control register
000035	UART 0 transmit/receive control register 1	000075	Timer A0 interrupt control register
000036		000076	Timer A1 interrupt control register
000037	UART 0 receive buffer register	000077	Timer A2 interrupt control register
000038	UART 1 transmit/receive mode register	000078	Timer A3 interrupt control register
000039	UART 1 bit rate generator	000079	Timer A4 interrupt control register
00003A		00007A	Timer B0 interrupt control register
00003B	UART 1 transmission buffer register	00007B	Timer B1 interrupt control register
00003C	UART 1 transmit/receive control register 0	00007C	Timer B2 interrupt control register
00003D	UART 1 transmit/receive control register 1	00007D	INT <sub>0</sub> interrupt control register
00003E		00007E	INT <sub>1</sub> interrupt control register
00003F	UART 1 receive buffer register	00007F	INT <sub>2</sub> interrupt control register

Fig. 2 Location of peripheral devices and interrupt control registers

■ 6249828 0026126 T24 ■

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**CENTRAL PROCESSING UNIT (CPU)**

The CPU has ten registers and is shown in Figure 3. Each of these registers is described below.

**ACCUMULATOR A (A)**

Accumulator A is the main register of the microcomputer. It consists of 16 bits and the lower 8 bits can be used separately. The data length flag m determines whether the register is used as 16-bit register or as 8-bit register. It is used as a 16-bit register when flag m is "0" and as an 8-bit register when flag m is "1". Flag m is a part of the processor status register (PS) which is described later.

Data operations such as calculations, data transfer, input/output, etc., is executed mainly through the accumulator.

**ACCUMULATOR B (B)**

Accumulator B has the same functions as accumulator A, but the use of accumulator B requires more instruction bytes and execution cycles than accumulator A.

**INDEX REGISTER X (X)**

Index register X consists of 16 bits and the lower 8 bits can be used separately. The index register length flag x determines whether the register is used as 16-bit register or as 8-bit register. It is used as a 16-bit register when flag x is "0" and as an 8-bit register when flag x is "1". Flag x is a part of the processor status register (PS) which is described later.

In index addressing mode, register X is used as the index register and the contents of this address is added to obtain the real address.

Also, when executing a block transfer instruction MVP or MVN, the contents of index register X indicate the low-order 16 bits of the source data address. The third byte of the MVP and MVN is the high-order 8 bits of the source data address.

**INDEX REGISTER Y (Y)**

Index register Y consists of 16 bits and the lower 8 bits can be used separately. The index register length flag x determines whether the register is used as 16-bit register or as 8-bit register. It is used as a 16-bit register when flag x is "0" and as an 8-bit register when flag x is "1". Flag x is a part of the processor status register (PS) which is described later.

In index addressing mode, register Y is used as the index register and the contents of this address is added to obtain the real address.

Also, when executing a block transfer instruction MVP or MVN, the contents of index register Y indicate the low-order 16 bits of the destination address. The second byte of the MVP and MVN is the high-order 8 bits of the destination data address.




Fig. 3 Register structure

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

### STACK POINTER (S)

Stack pointer (S) is a 16-bit register. It is used during a subroutine call or interrupts. It is also used during stack, stack pointer relative, or stack pointer relative indirect indexed Y addressing mode.

### PROGRAM COUNTER (PC)

Program counter (PC) is a 16-bit counter that indicates the low-order 16 bits of the next program memory address to be executed. There is a bus interface unit between the program memory and the CPU, so that the program memory is accessed through bus interface unit. This is described later.

### PROGRAM BANK REGISTER (PG)

Program bank register is an 8-bit register that indicates the high-order 8 bits of the next program memory address to be executed. When a carry occurs by incrementing the contents of the program counter, the contents of the program bank register (PG) is incremented by 1. Also, when a carry or borrow occurs after adding or subtracting the offset value to or from the contents of the program counter (PC) using branch instruction, the contents of the program bank register (PG) is incremented or decremented by 1 so that programs can be written without worrying about bank boundaries.

### DATA BANK REGISTER (DT)

Data bank register (DT) is an 8-bit register. With some addressing modes, a part of the data bank register (DT) is used to specify a memory address. The contents of data bank register (DT) is used as the high-order 8 bits of a 24-bit address. Addressing modes that use the data bank register (DT) are direct indirect, direct indexed X indirect, direct indirect indexed Y, absolute, absolute bit, absolute indexed X, absolute indexed Y, absolute bit relative, and stack pointer relative indirect indexed Y.

### DIRECT PAGE REGISTER (DPR)

Direct page register (DPR) is a 16-bit register. Its contents is used as the base address of a 256-byte direct page area. The direct page area is allocated in bank 0, but when the contents of DPR is FF0<sub>16</sub> or greater, the direct page area spans across bank 0<sub>16</sub> and bank 1<sub>16</sub>. All direct addressing modes use the contents of the direct page register (DPR) to generate the data address. If the low-order 8 bits of the direct page register (DPR) is "00<sub>16</sub>", the number of cycles required to generate an address is minimized. Normally the low-order 8 bits of the direct page register (DPR) is set to "00<sub>16</sub>".

### PROCESSOR STATUS REGISTER (PS)

Processor status register (PS) is an 11-bit register. It consists of a flag to indicate the result of operation and CPU interrupt levels.

Branch operations can be performed by testing the flags C, Z, V, and N.

The details of each processor status register bit are described below.

#### 1. Carry flag (C)

The carry flag contains the carry or borrow generated by the ALU after an arithmetic operation. This flag is also affected by shift and rotate instructions. This flag can be set and reset directly with the SEC and CLC instructions or with the SEP and CLP instructions.

#### 2. Zero flag (Z)

This zero flag is set if the result of an arithmetic operation or data transfer is zero and reset if it is not. This flag can be set and reset directly with the SEP and CLP instructions.

#### 3. Interrupt disable flag (I)

When the interrupt disable flag is set to "1", all interrupts except watchdog timer, DBC, and software interrupt are disabled. This flag is set to "1" automatically when there is an interrupt. It can be set and reset directly with the SEI and CLI instructions or SEP and CLP instructions.

#### 4. Decimal mode flag (D)

The decimal mode flag determines whether addition and subtraction are performed as binary or decimal. Binary arithmetic is performed when this flag is "0". If it is "1", decimal arithmetic is performed with each word treated as two or four digit decimal. Arithmetic operation is performed using four digits when the data length flag m is "0" and with two digits when it is "1". (Decimal operation is possible only with the ADC and SBC instructions.) This flag can be set and reset with the SEP and CLP instructions.

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**5. Index register length flag (x)**

The index register length flag determines whether index register X and index register Y are used as 16-bit registers or as 8-bit registers. The registers are used as 16-bit registers when flag x is "0" and as 8-bit registers when it is "1". This flag can be set and reset with the SEP and CLP instructions.

**6. Data length flag (m)**

The data length flag determines whether the data length is 16-bit or 8-bit. The data length is 16-bit when flag m is "0" and 8-bit when it is "1". This flag can be set and reset with the SEM and CLM instructions or with the SEP and CLP instructions.

**7. Overflow flag (V)**

The overflow flag has meaning when addition or subtraction is performed a word as signed binary number. When the data length flag m is "0", the overflow flag is set when the result of addition or subtraction is outside the range between -32768 and +32767. When the data length flag m is "1", the overflow flag is set when the result of addition or subtraction is outside the range between -128 and +127. It is reset in all other cases. The overflow flag can also be set and reset directly with the SEP, and CLV or CLP instructions.

**8. Negative flag (N)**

The negative flag is set when the result of arithmetic operation or data transfer is negative (If data length flag m is "0", when data bit 15 is "1". If data length flag m is "1", when data bit 7 is "1".) It is reset in all other cases. It can also be set and reset with the SEP and CLP instructions.

**9. Processor interrupt priority level (IPL)**

The processor interrupt priority level (IPL) consists of 3 bits and determines the priority of processor interrupts from level 0 to level 7. Interrupt is enabled when the interrupt priority of the device requesting interrupt (set using the interrupt control register) is higher than the processor interrupt priority. When interrupt is enabled, the current processor interrupt priority level is saved in a stack and the processor interrupt priority level is replaced by the interrupt priority level of the device requesting the interrupt. Refer to the section on interrupts for more details.

**BUS INTERFACE UNIT**

The CPU operates on an internal clock frequency which is obtained by dividing the external clock frequency  $f_{(X_{IN})}$  by two. This frequency is twice the bus cycle frequency. In order to speed-up processing, a bus interface unit is used to pre-fetch instructions when the data bus is idle. The bus interface unit synchronizes the CPU and the bus and prefetches instructions. Figure 4 shows the relationship between the CPU and the bus interface unit. The bus interface unit has a program address register, a 3-byte instruction queue buffer, a data address register, and a 2-byte data buffer.

The bus interface unit obtains an instruction code from memory and stores it in the instruction queue buffer, obtains data from memory and stores it in the data buffer, or writes the data from the data buffer to the memory.




Fig. 4 Relationship between the CPU and the bus interface unit

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

The bus interface unit operates using one of the waveforms (1) to (6) shown in Figure 5. The standard waveforms are (1) and (2).

The ALE signal is used to latch only the address signal from the multiplexed signal containing data and address.

The  $\bar{E}$  signal becomes "L" when the bus interface unit reads an instruction code or data from memory or when it writes data to memory. Whether to perform read or write is controlled by the R/W signal. Read is performed when the R/W signal is "H" state and write is performed when it is "L" state.


Waveform (1) in Figure 5 is used to access a single byte or two bytes simultaneously. To read or write two bytes simultaneously, the first address accessed must be even. Furthermore, when accessing an external memory area in memory expansion mode or microprocessor mode, set the bus width selection input pin BYTE to "L". (external data bus width to 16 bits) The internal memory area is always treated as 16-bit bus width regardless of BYTE.

When performing 16-bit data read or write, if the conditions for simultaneously accessing two bytes are not satisfied, waveform (2) is used to access each byte one by one. However, when prefetching the instruction code, if the address of the instruction code is odd, waveform (1) is used, and only one byte is read in the instruction queue buffer.

The signals  $A_0$  and  $\overline{BHE}$  in Figure 5 are used to control these cases: 1-byte read from even address, 1-byte read from odd address, 2-byte simultaneous read from even and odd addresses, 1-byte write to even address, 1-byte write to odd address, or 2-byte simultaneous write to even and odd addresses. The  $A_0$  signal that is the address bit 0 is "L" when an even number address is accessed. The  $\overline{BHE}$  signal becomes "L" when an odd number address is accessed.

The bit 2 of processor mode register (address  $5E_{16}$ ) is the wait bit. When this bit is set to "0", the "L" width of  $\bar{E}$  signal is 2 times as long when accessing an external memory area in memory expansion mode or microprocessor mode. However, the "L" width of  $\bar{E}$  signal is not extended when an internal memory area is accessed. When the wait bit is "1", the "L" width of  $\bar{E}$  signal is not extended for any access. Waveform (3) is an expansion of the "L" width of  $\bar{E}$  signal in waveform (1). Waveform (4), (5), and (6) are expansion of each "L" width of  $\bar{E}$  signal in waveform (2), first half of waveform (2), and the last half of waveform (2) respectively.

Instruction code read, data read, and data write are described below.



**Fig. 5 Relationship between access method and signals  $A_0$  and  $\overline{BHE}$**

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

---

Instruction code read will be described first.

The CPU obtains instruction codes from the instruction queue buffer and executes them. The CPU notifies the bus interface unit that it is requesting an instruction code during an instruction code request cycle. If the requested instruction code is not yet stored in the instruction queue buffer, the bus interface unit halts the CPU until it can store more instructions than requested in the instruction queue buffer.

Even if there is no instruction code request from the CPU, the bus interface unit reads instruction codes from memory and stores them in the instruction queue buffer when the instruction queue buffer is empty or when only one instruction code is stored and the bus is idle on the next cycle.

This is referred to as instruction pre-fetching.

Normally, when reading an instruction code from memory, if the accessed address is even the next odd address is read together with the instruction code and stored in the instruction queue buffer.

However, in memory expansion mode or microprocessor mode, if the bus width switching pin BYTE is "H", external data bus width is 8 bits and the address to be read in external memory area is odd, only one byte is read and stored in the instruction queue buffer. Therefore, waveform (1) or (3) in Figure 5 is used for instruction code read.

Data read and write are described below.

The CPU notifies the bus interface unit when performing data read or write. At this time, the bus interface unit halts the CPU if the bus interface unit is already using the bus or if there is a request with higher priority. When data read or write is enabled, the bus interface unit uses one of the waveforms from (1) to (6) in Figure 5 to perform the operation.

During data read, the CPU waits until the entire data is stored in the data buffer. The bus interface unit sends the address received from the CPU to the address bus. Then it reads the memory when the  $\bar{E}$  signal is "L" and stores the result in the data buffer.

During data write, the CPU writes the data in the data buffer and the bus interface unit writes it to memory. Therefore, the CPU can proceed to the next step without waiting for write to complete. The bus interface unit sends the address received from the CPU to the address bus. Then when the  $\bar{E}$  signal is "L", the bus interface unit sends the data in the data buffer to the data bus and writes it to memory.

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**INTERRUPTS**

Table 1 shows the interrupt types and the corresponding interrupt vector addresses. Reset is also treated as a type of interrupt and is discussed in this section, too.

$\overline{DBC}$  is an interrupt used during debugging.

Interrupts other than reset,  $\overline{DBC}$ , watchdog timer, zero divide, and BRK instruction all have interrupt control registers. Table 2 shows the addresses of the interrupt control registers and Figure 6 shows the bit configuration of the interrupt control register.

Use the SEB and CLB instructions when setting each interrupt control register.

The interrupt request bit is automatically cleared by the hardware during reset or when processing an interrupt. Also, interrupt request bits other than  $\overline{DBC}$  and watchdog timer can be cleared by software.

$\overline{INT}_2$  to  $\overline{INT}_0$  are external interrupts and whether to cause an interrupt at the input level (level sense) or at the edge (edge sense) can be selected with the level sense/edge sense selection bit. Furthermore, the polarity of the interrupt input can be selected with polarity selection bit.

Timer and UART interrupts are described in the respective section.

The priority of interrupts when multiple interrupts are caused simultaneously is partially fixed by hardware, but, it can also be adjusted by software as shown in Figure 7. The hardware priority is fixed the following:

reset >  $\overline{DBC}$  > watchdog timer > other interrupts

Table 1. Interrupt types and the interrupt vector addresses

Interrupts	Vector addresses
A-D conversion	00FFD6 <sub>16</sub> 00FFD7 <sub>16</sub>
UART1 transmit	00FFD8 <sub>16</sub> 00FFD9 <sub>16</sub>
UART1 receive	00FFDA <sub>16</sub> 00FFDB <sub>16</sub>
UART0 transmit	00FFDC <sub>16</sub> 00FFDD <sub>16</sub>
UART0 receive	00FFDE <sub>16</sub> 00FFDF <sub>16</sub>
Timer B2	00FFE0 <sub>16</sub> 00FFE1 <sub>16</sub>
Timer B1	00FFE2 <sub>16</sub> 00FFE3 <sub>16</sub>
Timer B0	00FFE4 <sub>16</sub> 00FFE5 <sub>16</sub>
Timer A4	00FFE6 <sub>16</sub> 00FFE7 <sub>16</sub>
Timer A3	00FFE8 <sub>16</sub> 00FFE9 <sub>16</sub>
Timer A2	00FFEA <sub>16</sub> 00FFEB <sub>16</sub>
Timer A1	00FFEC <sub>16</sub> 00FFED <sub>16</sub>
Timer A0	00FFEE <sub>16</sub> 00FFEF <sub>16</sub>
$\overline{INT}_2$ external interrupt	00FFF0 <sub>16</sub> 00FFF1 <sub>16</sub>
$\overline{INT}_1$ external interrupt	00FFF2 <sub>16</sub> 00FFF3 <sub>16</sub>
$\overline{INT}_0$ external interrupt	00FFF4 <sub>16</sub> 00FFF5 <sub>16</sub>
Watchdog timer	00FFF6 <sub>16</sub> 00FFF7 <sub>16</sub>
$\overline{DBC}$ (unusable)	00FFF8 <sub>16</sub> 00FFF9 <sub>16</sub>
Break instruction	00FFFA <sub>16</sub> 00FFFB <sub>16</sub>
Zero divide	00FFFC <sub>16</sub> 00FFFD <sub>16</sub>
Reset	00FFFE <sub>16</sub> 00FFFF <sub>16</sub>




Fig. 6 Interrupt control register configuration

■ 6249828 0026132 228 ■

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

Table 2. Addresses of interrupt control registers

Interrupt control registers	Addresses
A-D conversion interrupt control register	000070 <sub>16</sub>
UART0 transmit interrupt control register	000071 <sub>16</sub>
UART0 receive interrupt control register	000072 <sub>16</sub>
UART1 transmit interrupt control register	000073 <sub>16</sub>
UART1 receive interrupt control register	000074 <sub>16</sub>
Timer A0 interrupt control register	000075 <sub>16</sub>
Timer A1 interrupt control register	000076 <sub>16</sub>
Timer A2 interrupt control register	000077 <sub>16</sub>
Timer A3 interrupt control register	000078 <sub>16</sub>
Timer A4 interrupt control register	000079 <sub>16</sub>
Timer B0 interrupt control register	00007A <sub>16</sub>
Timer B1 interrupt control register	00007B <sub>16</sub>
Timer B2 interrupt control register	00007C <sub>16</sub>
INT <sub>2</sub> interrupt control register	00007D <sub>16</sub>
INT <sub>1</sub> interrupt control register	00007E <sub>16</sub>
INT <sub>0</sub> interrupt control register	00007F <sub>16</sub>

Interrupts caused by a BRK instruction and when dividing by zero are software interrupts and are not included in this list.

Other interrupts previously mentioned are A-D converter, UART, Timer, INT interrupts. The priority of these interrupts can be changed by changing the priority level in the corresponding interrupt control register by software.

Figure 8 shows a diagram of the interrupt priority resolution circuit. When an interrupt is caused, the each interrupt device compares its own priority with the priority from above and if its own priority is higher, then it sends the priority below and requests the interrupt. If the priorities are the same, the one above has priority.

This comparison is repeated to select the interrupt with the highest priority among the interrupts that are being requested. Finally the selected interrupt is compared with the processor interrupt priority level (IPL) contained in the processor status register (PS) and the request is accepted if it is higher than IPL and the interrupt disable flag I is "0". The request is not accepted if flag I is "1". The reset, DBC, and watchdog timer interrupts are not affected by the interrupt disable flag I.

When an interrupt is accepted, the contents of the processor status register (PS) is saved to the stack and the interrupt disable flag I is set to "1".

Furthermore, the interrupt request bit of the accepted interrupt is cleared to "0" and the processor interrupt priority level (IPL) in the processor status register (PS) is replaced by the priority level of the accepted interrupt.

Therefore, multi-level priority interrupts are possible by resetting the interrupt disable flag I to "0" and enable further interrupts.

For reset, DBC, watchdog timer, zero divide, and BRK instruction interrupts, which do not have an interrupt control register, the processor interrupt level (IPL) is set as shown in Table 3.

Priority resolution is performed by latching the interrupt request bit and interrupt priority level so that they do not change. They are sampled at the first half and latched at the last half of the operation code fetch cycle.

Because priority resolution takes some time, no sampling pulse is generated for a certain interval even if it is the next operation code fetch cycle.




Fig. 7 Interrupt priority




Fig. 8 Interrupt priority resolution

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

As shown in Figure 9, there are three different interrupt priority resolution time from which one is selected by software. After the selected time has elapsed, the highest priority is determined and is processed after the currently executing instruction has been completed.

The time is selected with bits 4 and 5 of the processor mode register (address  $5E_{16}$ ) shown in Figure 10. Table 4 shows the relationship between these bits and the number of cycles. After a reset, the processor mode register is initialized to "00<sub>16</sub>" and therefore, the longest time is selected.

However, the shortest time should be selected by software.

Table 3. Value set in processor interrupt level (IPL) during an interrupt

Interrupt types	Setting value
Reset	0
DBC	7
Watchdog timer	7
Zero divide	Not change value of IPL.
BRK instruction	Not change value of IPL.

Table 4. Relationship between priority level resolution time selection bit and number of cycles

Priority level resolution time selection bit		Number of cycles
Bit 5	Bit 4	
0	0	7 cycles of $\phi$
0	1	4 cycles of $\phi$
1	0	2 cycles of $\phi$

$\phi$  : internal clock




Fig. 9 Interrupt priority resolution time




Fig. 10 Processor mode register configuration

■ 6249828 0026134 0T0 ■



**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

When bit 2 of the timer Ai mode register is "1", the output is generated from TAI<sub>OUT</sub> pin. The output is toggled each time the contents of the counter reaches to 0000<sub>16</sub>. When the contents of the count start flag is "0", "L" is output from TAI<sub>OUT</sub> pin.

When bit 2 is "0", TAI<sub>OUT</sub> can be used as a normal port pin. When bit 4 is "0", TAI<sub>IN</sub> can be used as a normal port pin. When bit 4 is "1", counting is performed only while the input signal from the TAI<sub>IN</sub> pin is "H" or "L" as shown in Figure 14. Therefore, this can be used to measure the pulse width of the TAI<sub>IN</sub> input signal. Whether to count while the input signal is "H" or while it is "L" is determined by bit 3. If bit 3 is "1", counting is performed while the TAI<sub>IN</sub> pin input

signal is "H" and if bit 3 is "0", counting is performed while it is "L".

Note that the duration of "H" or "L" on the TAI<sub>IN</sub> pin must be two or more cycles of the timer count source.

When data is written to timer Ai register with timer Ai halted, the same data is also written to the reload register and the counter. When data is written to timer Ai which is busy, the data is written to the reload register, but not to the counter. The counter is reloaded with new data from the reload register at the next reload time. The contents of the counter can be read at any time.

When the value set in the timer Ai register is n, the timer frequency dividing ratio is 1/(n + 1).






Fig. 12 Timer Ai mode register bit configuration during timer mode

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**



**Fig. 13** Count start flag bit configuration



**Fig. 14** Count waveform when gate function is available

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**(2) Event counter mode [01]**

Figure 15 shows the bit configuration of the timer Ai mode register during event counter mode. In event counter mode, the bit 0 of the timer Ai mode register must be "1" and bit 1 and 5 must be "0".

The input signal from the TAI<sub>IN</sub> pin is counted when the count start flag shown in Figure 13 is "1" and counting is stopped when it is "0".

Count is performed at the fall of the input signal when bit 3 is "0" and at the rise of the signal when it is "1".

In event counter mode, whether to increment or decrement the count can be selected with the up-down flag or the input signal from the TAI<sub>OUT</sub> pin.

When bit 4 of the timer Ai mode register is "0", the up-down flag is used to determine whether to increment or decrement the count (decrement when the flag is "0" and increment when it is "1"). Figure 16 shows the bit configuration of the up-down flag.


When bit 4 of the timer Ai mode register is "1", the input signal from the TAI<sub>OUT</sub> pin is used to determine whether to increment or decrement the count. However, note that bit 2 must be "0" if bit 4 is "1" because if bit 2 is "1", TAI<sub>OUT</sub> pin becomes an output pin with pulse output.

The count is decremented when the input signal from the TAI<sub>OUT</sub> pin is "L" and incremented when it is "H". Determine the level of the input signal from the TAI<sub>OUT</sub> pin before valid edge is input to the TAI<sub>IN</sub> pin.


An interrupt request signal is generated and the interrupt request bit in the timer Ai interrupt control register is set when the counter reaches 0000<sub>16</sub> (decrement count) or FFFF<sub>16</sub> (increment count). At the same time, the contents of the reload register is transferred to the counter and the count is continued.

When bit 2 is "1" and the counter reaches 0000<sub>16</sub> (decrement count) or FFFF<sub>16</sub> (increment count), the waveform reversing polarity is output from TAI<sub>OUT</sub> pin.

If bit 2 is "0", TAI<sub>OUT</sub> pin can be used as a normal port pin. However, if bit 4 is "1" and the TAI<sub>OUT</sub> pin is used as an output pin, the output from the pin changes the count direction. Therefore, bit 4 should be "0" unless the output from the TAI<sub>OUT</sub> pin is to be used to select the count direction.



**Fig. 15** Timer Ai mode register bit configuration during event counter mode



**Fig. 16** Up-down flag bit configuration

■ 6249828 0026138 746 ■

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

Data write and data read are performed in the same way as for timer mode. That is, when data is written to timer  $A_i$  halted, it is also written to the reload register and the counter. When data is written to timer  $A_i$  which is busy, the data is written to the reload register, but not to the counter. The counter is reloaded with new data from the reload register at the next reload time. The counter can be read at any time.

In event counter mode, whether to increment or decrement the counter can also be determined by supplying two-phase pulse input with phase shifted by  $90^\circ$  to timer A2, A3, or A4. There are two types of two-phase pulse processing operations. One uses timers A2 and A3, and the other uses timer A4. In either processing operation, two-phase pulse is input in the same way, that is, pulses out of phase by  $90^\circ$  are input at the  $TA_{jOUT}$  ( $j=2$  to 4) pin and  $TA_{jIN}$  pin.

When timers A2 and A3 are used, as shown in Figure 17, the count is incremented when a rising edge is input to the  $TAK_{IN}$  pin after the level of  $TAK_{OUT}$  ( $k=2, 3$ ) pin changes from "L" to "H", and when the falling edge is inserted, the count is decremented.

For timer A4, as shown in Figure 18, when a phase related pulse with a rising edge input to the  $TA_{4IN}$  pin is input after the level of  $TA_{4OUT}$  pin changes from "L" to "H", the count is incremented at the respective rising edge and falling edge of the  $TA_{4OUT}$  pin and  $TA_{4IN}$  pin.

When a phase related pulse with a falling edge input to the  $TA_{4OUT}$  pin is input after the level of  $TA_{4IN}$  pin changes from "H" to "L", the count is decremented at the respective rising edge and falling edge of the  $TA_{4IN}$  pin and  $TA_{4OUT}$  pin. When performing this two-phase pulse signal proces-

sing, timer  $A_j$  mode register bit 0 and bit 4 must be set to "1" and bits 1, 2, 3, and 5 must be "0". Bits 6 and 7 are ignored. Note that bits 5, 6, and 7 of the up-down flag register ( $44_{16}$ ) are the two-phase pulse signal processing selection bit for timer A2, A3, and A4 respectively. Each timer operates in normal event counter mode when the corresponding bit is "0" and performs two-phase pulse signal processing when it is "1".

Count is started by setting the count start flag to "1". Data write and read are performed in the same way as for normal event counter mode. Note that the direction register of the input port must be set to input mode because two-phase pulse signal is input. Also, there can be no pulse output in this mode.




Fig. 19 Timer  $A_j$  mode register bit configuration when performing two-phase pulse signal processing in event counter mode




Fig. 17 Two-phase pulse processing operation of timer A2 and timer A3




Fig. 18 Two-phase pulse processing operation of timer A4

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**(3) One-shot pulse mode [10]**

Figure 20 shows the bit configuration of the timer Ai mode register during one-shot pulse mode. In one-shot pulse mode, bit 0 and bit 5 must be "0" and bit 1 and bit 2 must be "1".

The trigger is enabled when the count start flag is "1". The trigger can be generated by software or it can be input from the TAI<sub>IN</sub> pin. Software trigger is selected when bit 4 is "0" and the input signal from the TAI<sub>IN</sub> pin is used as the trigger when it is "1".

Bit 3 is used to determine whether to trigger at the fall of the trigger signal or at the rise. The trigger is at the fall of the trigger signal when bit 3 is "0" and at the rise of the trigger signal when it is "1".

Software trigger is generated by setting the bit in the one-shot start flag corresponding to each timer.

Figure 21 shows the bit configuration of the one-shot start flag.

As shown in Figure 22, when a trigger signal is received, the counter counts the clock selected by bits 6 and 7.

If the contents of the counter is not 0000<sub>16</sub>, the TAI<sub>OUT</sub> pin goes "H" when a trigger signal is received. The count direction is decrement.

When the counter reaches 0001<sub>16</sub>, the TAI<sub>OUT</sub> pin goes "L" and count is stopped. The contents of the reload register is transferred to the counter. At the same time, an interrupt request signal is generated and the interrupt request bit in the timer Ai interrupt control register is set. This is repeated each time a trigger signal is received. The output pulse width is

$$\frac{1}{\text{pulse frequency of the selected clock}} \times (\text{counter's value at the time of trigger}).$$

If the count start flag is "0", TAI<sub>OUT</sub> goes "L". Therefore, the value corresponding to the desired pulse width must be written to timer Ai before setting the timer Ai count start flag.

As shown in Figure 23, a trigger signal can be received before the operation for the previous trigger signal is completed. In this case, the contents of the reload register is transferred to the counter by the trigger and then that value is decremented.

Except when retriggering while operating, the contents of the reload register is not transferred to the counter by triggering.

When retriggering, there must be at least one timer count source cycle before a new trigger can be issued.

Data write is performed the same way as for timer mode. When data is written in timer Ai halted, it is also written to the reload register and the counter.

When data is written to timer Ai which is busy, the data is written to the reload register, but not to the counter. The counter is reloaded with new data from the reload register at the next reload time.

Undefined data is read when timer Ai is read.




Fig. 20 Timer Ai mode register bit configuration during one-shot pulse mode




Fig. 21 One-shot start flag bit configuration

MITSUBISHI MICROCOMPUTERS  
M37702M2AXXFP, M37702M2BXXFP  
M37702S1AFP, M37702S1BFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER




Fig. 22 Pulse output example when external rising edge is selected




Fig. 23 Example when trigger is re-issued during pulse output

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**(4) Pulse width modulation mode [11]**

Figure 24 shows the bit configuration of the timer Ai mode register during pulse width modulation mode. In pulse width modulation mode, bits 0, 1, and 2 must be set to "1".

Bit 5 is used to determine whether to perform 16-bit length pulse width modulator or 8-bit length pulse width modulator. 16-bit length pulse width modulator is performed when bit 5 is "0" and 8-bit length pulse width modulator is performed when it is "1". The 16-bit length pulse width modulator is described first.

The pulse width modulator can be started with a software trigger or with an input signal from a TAI<sub>IN</sub> pin (external trigger).

The software trigger mode is selected when bit 4 is "0". Pulse width modulator is started and pulse is output from TAI<sub>OUT</sub> when the timer Ai start flag is set to "1".

The external trigger mode is selected when bit 4 is "1". Pulse width modulator starts when a trigger signal is input from the TAI<sub>IN</sub> pin when the timer Ai start flag is "1". Whether to trigger at the fall or rise of the trigger signal is determined by bit 3. The trigger is at the fall of the trigger signal when bit 3 is "0" and at the rise when it is "1".

When data is written to timer Ai with the pulse width modulator halted, it is written to the reload register and the counter.

Then when the timer Ai start flag is set to "1" and a software trigger or an external trigger is issued to start modulation, the waveform shown in Figure 25 is output continuously. Once modulation is started, triggers are not accepted. If the value in the reload register is m, the duration "H" of pulse is

$$\frac{1}{\text{selected clock frequency}} \times m$$

and the output pulse period is

$$\frac{1}{\text{selected clock frequency}} \times (2^{16} - 1).$$

An interrupt request signal is generated and the interrupt request bit in the timer Ai interrupt control register is set at each fall of the output pulse.

The width of the output pulse is changed by updating timer data. The update can be performed at any time. The output pulse width is changed at the rise of the pulse after data is written to the timer.

The contents of the reload register are transferred to the counter just before the rise of the next pulse so that the pulse width is changed from the next output pulse.

Undefined data is read when timer Ai is read.


The 8-bit length pulse width modulator is described next.

The 8-bit length pulse width modulator is selected when the timer Ai mode register bit 5 is "1".

The reload register and the counter are both divided into 8-bit halves.

The low order 8 bits function as a prescaler and the high

order 8 bits function as the 8-bit length pulse width modulator. The prescaler counts the clock selected by bits 6 and 7. A pulse is generated when the counter reaches 0000<sub>16</sub> as shown in Figure 26. At the same time, the contents of the reload register is transferred to the counter and count is continued.



**Fig. 24** Timer Ai mode register bit configuration during pulse width modulation mode

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

Therefore, if the low order 8-bit of the reload register is  $n$ , the period of the generated pulse is

$$\frac{1}{\text{selected clock frequency}} \times (n+1).$$

The high order 8-bit function as an 8-bit length pulse width modulator using this pulse as input. The operation is the same as for 16-bit length pulse width modulator except that

the length is 8 bits. If the high order 8-bit of the reload register is  $m$ , the duration "H" of pulse is

$$\frac{1}{\text{selected clock frequency}} \times (n+1) \times m.$$

And the output pulse period is

$$\frac{1}{\text{selected clock frequency}} \times (n+1) \times (2^8-1).$$




Fig. 25 16-bit length pulse width modulator output pulse example




Fig. 26 8-bit length pulse width modulator output pulse example

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**TIMER B**

Figure 27 shows a block diagram of timer B.

Timer B has three modes; timer mode, event counter mode, and pulse period measurement/pulse width measurement mode. The mode is selected with bits 0 and 1 of the timer Bi mode register (i = 0 to 2). Each of these modes is described below.

**(1) Timer mode [00]**

Figure 28 shows the bit configuration of the timer Bi mode register during timer mode. Bits 0, and 1 of the timer Bi mode register must always be "0" in timer mode.

Bits 6 and 7 are used to select the clock source. The counting of the selected clock starts when the count start flag is "1" and stops when "0".

As shown in Figure 13, the timer Bi count start flag is at the same address as the timer Ai count start flag. The count is decremented, an interrupt occurs, and the interrupt request bit in the timer Bi interrupt control register is set when the contents becomes  $0000_{16}$ . At the same time, the contents of the reload register is stored in the counter and count is continued.

Timer Bi does not have a pulse output function or a gate function like timer A.

When data is written to timer Bi halted, it is written to the reload register and the counter. When data is written to timer Bi which is busy, the data is written to the reload register, but not to the counter. The counter is reloaded with new data from the reload register at the next reload time. The contents of the counter can be read at any time.




Fig. 27 Timer B block diagram

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**(2) Event counter mode [01]**

Figure 29 shows the bit configuration of the timer Bi mode register during event counter mode. In event counter mode, the bit 0 in the timer Bi mode register must be "1" and bit 1 must be "0".

The input signal from the  $TBi_{IN}$  pin is counted when the count start flag is "1" and counting is stopped when it is "0". Count is performed at the fall of the input signal when bits 2, and 3 are "0" and at the rise of the input signal when bit 3 is "0" and bit 2 is "1".

When bit 3 is "1" and bit 2 is "0", count is performed at the rise and fall of the input signal.

Data write, data read and timer interrupt are performed in the same way as for timer mode.

**(3) Pulse period measurement/pulse width measurement mode [10]**

Figure 30 shows the bit configuration of the timer Bi mode register during pulse period measurement/pulse width measurement mode.

In pulse period measurement/pulse width measurement mode, bit 0 must be "0" and bit 1 must be "1". Bits 6 and 7 are used to select the clock source. The selected clock is counted when the count start flag is "1" and counting stops when it is "0".

The pulse period measurement mode is selected when bit 3 is "0". In pulse period measurement mode, the selected clock is counted during the interval starting at the fall of the input signal from the  $TBi_{IN}$  pin to the next fall or at the rise of the input signal to the next rise and the result is stored in the reload register. In this case, the reload register acts as a buffer register.

When bit 2 is "0", the clock is counted from the fall of the input signal to the next fall. When bit 2 is "1", the clock is counted from the rise of the input signal to the next rise.

In the case of counting from the fall of the input signal to the next fall, counting is performed as follows. As shown in Figure 31, when the fall of the input signal from  $TBi_{IN}$  pin is detected, the contents of the counter is transferred to the reload register. Next the counter is cleared and count is started from the next clock. When the fall of the next input signal is detected, the contents of the counter is transferred to the reload register once more, the counter is cleared, and the count is started. The period from the fall of the input signal to the next fall is measured in this way.




Fig. 28 Timer Bi mode register bit configuration during timer mode




Fig. 29 Timer Bi mode register bit configuration during event counter mode




Fig. 30 Timer Bi mode register bit configuration during pulse period measurement/pulse width measurement mode

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**


After the contents of the counter is transferred to the reload register, an interrupt request signal is generated and the interrupt request bit in the timer Bi interrupt control register is set. However, no interrupt request signal is generated when the contents of the counter is transferred first time to the reload register after the count start flag is set to "1". When bit 3 is "1", the pulse width measurement mode is selected. Pulse width measurement mode is similar to pulse period measurement mode except that the clock is counted from the fall of the  $TBi_{IN}$  pin input signal to the next rise or from the rise of the input signal to the next fall as

shown in Figure 32.


When timer Bi is read, the contents of the reload register is read.

Note that in this mode, the interval between the fall of the  $TBi_{IN}$  pin input signal to the next rise or from the rise to the next fall must be at least two cycles of the timer count source.

Timer Bi overflow flag which is bit 5 of timer Bi mode register is set to "1" when the timer Bi counter reaches  $0000_{16}$ . This flag is cleared by writing to corresponding timer Bi mode register. This bit is set to "1" at reset.



**Fig. 31 Pulse period measurement mode operation (example of measuring the interval between the falling edge to next falling one)**



**Fig. 32 Pulse width measurement mode operation**

■ 6249828 0026146 812 ■

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**SERIAL I/O PORTS**

Two independent serial I/O ports are provided. Figure 33 shows a block diagram of the serial I/O ports.

Bits 0, 1, and 2 of the UART<sub>i</sub> (i = 0, 1) Transmit/Receive mode register shown in Figure 34 are used to determine whether to use port P8 as parallel port, clock synchronous serial I/O port, or asynchronous (UART) serial I/O port us-

ing start and stop bits.

Figures 35 and 36 show the connections of receiver/transmitter according to the mode.

Figure 37 shows the bit configuration of the UART<sub>i</sub> transmit/receive control register.

Each communication method is described below.




Fig. 33 Serial I/O port block diagram




Fig. 34 UART i Transmit/Receive mode register bit configuration

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**




Fig. 35 Receiver block diagram




Fig. 36 Transmitter block diagram




Fig. 37 UARTI Transmit/Receive control register bit configuration

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

### CLOCK SYNCHRONOUS SERIAL COMMUNICATION

A case where communication is performed between two clock synchronous serial I/O ports as shown in Figure 38 will be described. (The transmission side will be denoted by subscript  $j$  and the receiving side will be denoted by subscript  $k$ .)

Bit 0 of the UART $_j$  transmit/receive mode register and UART $_k$  transmit/receive mode register must be set to "1" and bits 1 and 2 must be "0". The length of the transmission data is fixed at 8 bits.

Bit 3 of the UART $_j$  transmit/receive mode register of the clock sending side is cleared to "0" to select the internal clock. Bit 3 of the UART $_k$  transmit/receive mode register of the clock receiving side is set to "1" to select the external clock. Bits 4, 5 and 6 are ignored in clock synchronous mode. Bit 7 must always be "0".

The clock source is selected by bit 0 ( $CS_0$ ) and bit 1 ( $CS_1$ ) of the clock sending side UART $_j$  transmit/receive control register 0. As shown in Figure 33, the selected clock is divided by  $(n + 1)$ , then by 2, passed through a transmission control circuit, and output as transmission clock CLK $_j$ . Therefore, when the selected clock is  $f_i$ ,

$$\text{Bit Rate} = f_i / \{ (n + 1) \times 2 \}$$

On the clock receiving side, the  $CS_0$  and  $CS_1$  bits of the UART $_k$  transmit/receive control register 0 are ignored because an external clock is selected.

The bit 2 of the clock sending side UART $_j$  transmit/receive control register 0 is clear to "0" to select  $\overline{CTS}_j$  input. The bit 2 of the clock receiving side is set to "1" to select RTS $_k$  output.  $\overline{CTS}$ , and  $\overline{RTS}$  signals are described later.

### Transmission

Transmission is started when the bit 0 (TE $_j$  flag) of UART $_j$  transmit/receive control register 1 is "1", bit 1 (Tl $_j$  flag) of one is "0", and  $\overline{CTS}_j$  input is "L". As shown in Figure 39, data is output from Tx $D_j$  pin when transmission clock CLK $_j$  changes from "H" to "L". The data is output from the least significant bit.

The Tl $_j$  flag indicates whether the transmission buffer register is empty or not. It is cleared to "0" when data is written in the transmission buffer register and set to "1" when the contents of the transmission buffer register is transferred to the transmission register.

When the transmission register becomes empty after the contents has been transmitted, data is transferred automatically from the transmission buffer register to the transmission register if the next transmission start condition is satisfied. If the bit 2 of UART $_j$  transmit/receive control register 0 is "1",  $\overline{CTS}_j$  input is ignored and transmission start is controlled only by the TE $_j$  flag and Tl $_j$  flag. Once transmission has started, the TE $_j$  flag, Tl $_j$  flag, and  $\overline{CTS}_j$  signals are ignored until data transmission completes. Therefore, trans-

mission is not interrupt when  $\overline{CTS}_j$  input is changed to "H" during transmission.

The transmission start condition indicated by TE $_j$  flag, Tl $_j$  flag, and  $\overline{CTS}_j$  is checked while the T $_{END_j}$  signal shown in Figure 39 is "H". Therefore, data can be transmitted continuously if the next transmission data is written in the transmission buffer register and Tl $_j$  flag is cleared to "0" before the T $_{END_j}$  signal goes "H".

The bit 3 (TxEPT $_j$  flag) of UART $_j$  transmit/receive control register 0 changes to "1" at the next cycle after the T $_{END_j}$  signal goes "H" and changes to "0" when transmission starts. Therefore, this flag can be used to determine whether data transmission has completed.

When the Tl $_j$  flag changes from "0" to "1", the interrupt request bit in the UART $_j$  transmission interrupt control register is set to "1".

### Receive

Receive starts when the bit 2 (RE $_k$  flag) of UART $_k$  transmit/receive control register 1 is set to "1".


The RTS $_k$  output is "H" when the RE $_k$  flag is "0" and goes "L" when the RE $_k$  flag changed to "1". It goes back to "H" when receive starts. Therefore, the  $\overline{RTS}_k$  output can be used to determine whether the receive register is ready to receive. It is ready when RTS $_k$  output is "L".

The data from the Rx $D_k$  pin is retrieved and the contents of the receive register is shifted by 1 bit each time the transmission clock CLK $_k$  changes from "L" to "H". When an 8-bit data is received, the contents of the receive register is transferred to the receive buffer register and the bit 3 (Rl $_k$  flag) of UART $_k$  transmit/receive control register 1 is set to "1". In other words, the setting of the Rl $_k$  flag indicates that the receive buffer register contains the received data. At this point,  $\overline{RTS}_j$  output goes "L" to indicate that the next data can be received. When the Rl $_k$  flag changes from "0" to "1", the interrupt request bit in the UART $_k$  receive interrupt control register is set to "1". Bit 4 (OER $_k$  flag) of UART $_k$  transmit/receive control register is set to "1" when the next data is transferred from the receive register to the receive buffer register while Rl $_k$  flag is "1", and indicates that the next data was transferred to the receive register before the contents of the receive buffer register was read. Rl $_k$  and OER $_k$  flags are cleared automatically to "0" when the low-order byte of the receive buffer register is read. The OER $_k$  flag is also cleared when the RE $_k$  flag is cleared. Bit 5 (FER $_k$  flag), bit 6 (PER $_k$  flag), and bit 7 (SUM $_k$  flag) are ignored in clock synchronous mode.


As shown in Figure 33, with clock synchronous serial communication, data cannot be received unless the transmitter is operating because the receive clock is created from the transmission clock. Therefore, the transmitter must be operating even when there is no data to be sent from UART $_k$  to UART $_j$ .

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**



**Fig. 38** Clock synchronous serial communication



**Fig. 39** Clock synchronous serial I/O timing

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**ASYNCHRONOUS SERIAL COMMUNICATION**

Asynchronous serial communication can be performed using 7-, 8-, or 9-bit length data. The operation is the same for all data lengths. The following is the description for 8-bit asynchronous communication.

With 8-bit asynchronous communication, the bit 0 of UARTi transmit/receive mode register is "1", the bit 1 is "0", and the bit 2 is "1".

Bit 3 is used to select an internal clock or an external clock. If bit 3 is "0", an internal clock is selected and if bit 3 is "1", then external clock is selected. If an internal clock is selected, the bit 0 (CS<sub>0</sub>) and bit 1 (CS<sub>1</sub>) of UARTi transmit/receive control register 0 are used to select the clock source. When an internal clock is selected for asynchronous serial communication, the CLKi pin can be used as a normal I/O pin.

The selected internal or external clock is divided by (n+1), then by 16, and passed through a control circuit to create the UART transmission clock or UART receive clock.

Therefore, the transmission speed can be changed by changing the contents n of the bit rate generator. If the selected clock is an internal clock f<sub>i</sub> or an external clock f<sub>EXT</sub>,

$$\text{Bit Rate} = (f_i \text{ or } f_{\text{EXT}}) / \{ (n+1) \times 16 \}$$

Bit 4 is the stop bit length selection bit to select 1 stop bit or 2 stop bits.

The bit 5 is a selection bit of odd parity or even parity.

In the odd parity mode, the parity bit is adjusted so that the sum of the 1's in the data and parity bit is always odd.

In the even parity mode, the parity bit is adjusted so that the sum of the 1's in the data and parity bit is always even.




Fig. 40 Transmit timing example when 8-bit asynchronous communication with parity and 1 stop bit is selected




Fig. 41 Transmit timing example when 9-bit asynchronous communication with no parity and 2 stop bits is selected

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

Bit 6 is the parity bit selection bit which indicates whether to add parity bit or not.

Bits 4 to 6 should be set or reset according to the data format of the communicating devices.

Bit 7 is the sleep selection bit. The sleep mode is described later.

The UART<sub>i</sub> transmit/receive control register 0 bit 2 is used to determine whether to use  $\overline{CTS}_i$  input or  $\overline{RTS}_i$  output.  $\overline{CTS}_i$  input is used if bit 2 is "0" and  $\overline{RTS}_i$  output is used if bit 2 is "1".

If  $\overline{CTS}_i$  input is selected, the user can control whether to stop or start transmission by external  $\overline{CTS}_i$  input.  $\overline{RTS}_i$  will be described later.

### Transmission

Transmission is started when the bit 0 (TE<sub>i</sub> flag) of UART<sub>i</sub> transmit/receive control register 1 is "1", the bit 1 (T<sub>i</sub> flag) is "0", and  $\overline{CTS}_i$  input is "L" if  $\overline{CTS}_i$  input is selected. As shown in Figure 40 and 41, data is output from the Tx<sub>D<sub>i</sub></sub> pin with the stop bit and parity bit specified by the bits 4 to 6 of UART<sub>i</sub> transmit/receive mode register. The data is output from the least significant bit.

The T<sub>i</sub> flag indicates whether the transmission buffer is empty or not. It is cleared to "0" when data is written in the transmission buffer and set to "1" when the contents of the transmission buffer register is transferred to the transmission register.

When the transmission register becomes empty after the contents has been transmitted, data is transferred automatically from the transmission buffer register to the transmission register if the next transmission start condition is satisfied.

Once transmission has started, the TE<sub>i</sub> flag, T<sub>i</sub> flag, and  $\overline{CTS}_i$  signal (if  $\overline{CTS}_i$  input is selected) are ignored until data transmission is completed.

Therefore, transmission does not stop until it completes even if the TE<sub>i</sub> flag is cleared during transmission.

The transmission start condition indicated by TE<sub>i</sub> flag, T<sub>i</sub> flag, and  $\overline{CTS}_i$  is checked while the T<sub>END<sub>i</sub></sub> signal shown in Figure 40 is "H". Therefore, data can be transmitted continuously if the next transmission data is written in the transmission buffer register and T<sub>i</sub> flag is cleared to 0 before the T<sub>END<sub>i</sub></sub> signal goes "H".

The bit 3 (TxEMPTY<sub>i</sub> flag) of UART<sub>i</sub> transmit/receive control register 0 changes to "1" at the next cycle after the T<sub>END<sub>i</sub></sub> signal goes "H" and changes to "0" when transmission starts. Therefore, this flag can be used to determine whether data transmission is completed.

When the T<sub>i</sub> flag changes from "0" to "1", the interrupt request bit in the UART<sub>i</sub> transmission interrupt control register is set to "1".

### Receive

Receive is enabled when the bit 2 (RE<sub>i</sub> flag) of UART<sub>i</sub> transmit/receive control register 1 is set. As shown in Figure 42, the frequency divider circuit at the receiving end begin to work when a start bit is arrived and the data is received.




Fig. 42 Receive timing example when 8-bit asynchronous communication with no parity and 1 stop bit is selected

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

If  $\overline{\text{RTS}}_i$  output is selected by setting the bit 2 of  $\text{UART}_i$  transmit/receive control register 0 to "1", the  $\text{RTS}_i$  output is "H" when the  $\text{RE}_i$  flag is "0". When the  $\text{RE}_i$  flag changes to "1", the  $\text{RTS}_i$  output goes "L" to indicate receive ready and returns to "H" once receive has started. In other words,  $\overline{\text{RTS}}_i$  output can be used to determine externally whether the receive register is ready to receive.

The entire transmission data bits are received when the start bit passes the final bit of the receive block shown in Figure 35. At this point, the contents of the receive register is transferred to the receive buffer register and the bit 3 of  $\text{UART}_i$  transmit/receive control register 1 is set. In other words, the  $\text{RI}_i$  flag indicates that the receive buffer register contains data when it is set. If  $\overline{\text{RTS}}_i$  output is selected,  $\text{RTS}_i$  output goes "L" to indicate that the register is ready to receive the next data.

The interrupt request bit in the  $\text{UART}_i$  receive interrupt control register is set when the  $\text{RI}_i$  flag changes from "0" to "1".

The bit 4 ( $\text{OER}_i$  flag) of  $\text{UART}_i$  transmission control register 1 is set when the next data is transferred from the receive register to the receive buffer register while the  $\text{RI}_i$  flag is "1". In other words when an overrun error occurs. If the  $\text{OER}_i$  flag is "1", it indicates that the next data has been transferred to the receive buffer register before the contents of the receive buffer register has been read.

Bit 5 ( $\text{FER}_i$  flag) is set when the number of stop bits is less than required (framing error).

Bit 6 ( $\text{PER}_i$  flag) is set when a parity error occurs.

Bit 7 ( $\text{SUM}_i$  flag) is set when either the  $\text{OER}_i$  flag,  $\text{FER}_i$  flag, or the  $\text{PER}_i$  flag is set. Therefore, the  $\text{SUM}_i$  flag can be used to determine whether there is an error.

The setting of the  $\text{RI}_i$  flag,  $\text{OER}_i$  flag,  $\text{FER}_i$  flag, and the  $\text{PER}_i$  flag is performed while transferring the contents of the receive register to the receive buffer register. The  $\text{RI}_i$ ,  $\text{OER}_i$ ,  $\text{FER}_i$ ,  $\text{PER}_i$ , and  $\text{SUM}_i$  flags are cleared when the low order byte of the receive buffer register is read or when the  $\text{RE}_i$  flag is cleared.

### Sleep mode

The sleep mode is used to communicate only between certain microcomputers when multiple microcomputers are connected through serial I/O.

The sleep mode is entered when the bit 7 of  $\text{UART}_i$  transmit/receive mode register is set.

The operation of the sleep mode for an 8-bit asynchronous communication is described below.

When sleep mode is selected, the contents of the receive register is not transferred to the receive buffer register if bit 7 (bit 6 if 7-bit asynchronous communication and bit 8 if 9-bit asynchronous communication) of the received data is "0". Also the  $\text{RI}_i$ ,  $\text{OER}_i$ ,  $\text{FER}_i$ ,  $\text{PER}_i$ , and the  $\text{SUM}_i$  flag are unchanged. Therefore, the interrupt request bit of the  $\text{UART}_i$  receive interrupt control register is also unchanged.

Normal receive operation takes place when bit 7 of the received data is "1".

The following is an example of how the sleep mode can be used.

The main microcomputer first sends data with bit 7 set to "1" and bits 0 to 6 set to the address of the subordinate microcomputer which wants to communicate with. Then all subordinate microcomputers receive the same data. Each subordinate microcomputer checks the received data, clears the sleep bit if bits 0 to 6 are its own address and sets the sleep bit if not. Next the main microcomputer sends data with bit 7 cleared. Then the microcomputer with the sleep bit cleared will receive the data, but the microcomputer with the sleep bit set will not. In this way, the main microcomputer is able to communicate with only the designated microcomputer.

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**A-D CONVERTER**

The A-D converter is an 8-bit successive approximation converter.

Figure 43 shows a block diagram of the A-D converter and Figure 44 shows the bit configuration of the A-D control register. The frequency of the A-D converter operating clock  $\phi_{AD}$  is selected by the bit 7 of the A-D control register. When bit 7 is "0",  $\phi_{AD}$  is the clock frequency divided by 8. That is,  $\phi_{AD} = f(X_{IN})/8$ . When bit 7 is "1",  $\phi_{AD}$  is the clock frequency divided by 4 and  $\phi_{AD}$  is  $f(X_{IN})/4$ . The  $\phi_{AD}$  during A-D conversion must be 250kHz minimum because the comparator consists of a capacity coupling amplifier.

The operating mode is selected by the bits 3 and 4 of A-D control register. The available operating modes are one-shot, repeat, single sweep, and repeat sweep.

The bit of data direction register bit corresponding to the A-D converter pin must be "0" (input mode) because the analog input port is shared with port P7.

The operation of each mode is described below.




Fig. 44 A-D control register bit configuration




Fig. 43 A-D converter block diagram

6249828 0026154 999

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**(1) One-shot mode [00]**

The A-D conversion pins are selected with the bit 0 to 2 of A-D control register. A-D conversion can be started by a software trigger or by an external trigger.

A software trigger is selected when the bit 5 of A-D control register is "0" and an external trigger is selected when it is "1".

When a software trigger is selected, A-D conversion is started when bit 6 (A-D conversion start flag) is set. A-D conversion ends after  $57 \phi_{AD}$  cycles and an interrupt request bit is set in the A-D conversion interrupt control register. At the same time, A-D control register bit 6 (A-D conversion start flag) is cleared and A-D conversion stops. The result of A-D conversion is stored in the A-D register corresponding to the selected pin.

If an external trigger is selected, A-D conversion starts when the A-D conversion start flag is "1" and the  $\overline{AD}_{TRG}$  input changes from "H" to "L". In this case, the pins that can be used for A-D conversion are  $AN_0$  to  $AN_6$  because the  $\overline{AD}_{TRG}$  pin is shared with the analog voltage input pin  $AN_7$ . The operation is the same as with software trigger except that the A-D conversion start flag is not cleared after A-D conversion and a retrigger can be available during A-D conversion.

**(2) Repeat mode [01]**

The operation of this mode is the same as the operation of one-shot mode except that when A-D conversion of the selected pin is complete and the result is stored in the A-D register, conversion does not stop, but is repeated. Also, no interrupt request is issued in this mode. Furthermore, if software trigger is selected, the A-D conversion start flag is not cleared. The contents of the A-D register can be read at any time.

**(3) Single sweep mode [10]**

In the sweep mode, the number of analog input pins to be swept can be selected. Analog input pins are selected by bits 1 and 0 of the A-D sweep pin selection register (1F<sub>16</sub> address) shown in Figure 45. Two pins, four pins, six pins, or eight pins can be selected as analog input pins, depending on the contents of these bits.

A-D conversion is performed only for selected input pins. After A-D conversion is performed for input of  $AN_0$  pin, the conversion result is stored in A-D register 0, and in the same way, A-D conversion is performed for selected pins one after another. After A-D conversion is performed for all selected pins, the sweep is stopped.

A-D conversion can be started with a software trigger or with an external trigger input. A software trigger is selected when bit 5 is "0" and an external trigger is selected when it is "1".

When a software trigger is selected, A-D conversion is started when A-D control register bit 6 (A-D conversion start flag) is set. When A-D conversion of all selected pins end, an interrupt request bit is set in the A-D conversion in-

terrupt control register. At the same time, A-D control register bit 6 (A-D conversion start flag) is cleared and A-D conversion stops.

When an external trigger is selected, A-D conversion starts when the A-D conversion start flag is "1" and the  $\overline{AD}_{TRG}$  input changes from "H" to "L". In this case, the A-D conversion result of the trigger input itself is stored in the A-D register 7 because the  $\overline{AD}_{TRG}$  pin is shared with  $AN_7$  pin.

The operation is the same as done by software trigger except that the A-D conversion start flag is not cleared after A-D conversion and a retrigger can be available during A-D conversion.

**(4) Repeat sweep mode [11]**

The difference with the single sweep mode is that A-D conversion does not stop after converting from the  $AN_0$  pin to the selected pins, but repeats again from the  $AN_0$  pin. The repeat is performed among the selected pins. Also, no interrupt request is generated. Furthermore, if software trigger is selected, the A-D conversion start flag is not cleared. The A-D register can be read at any time.




Fig. 45 A-D sweep pin selection register configuration

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**WATCHDOG TIMER**

The watchdog timer is used to detect unexpected execution sequence caused by software run-away.

Figure 46 shows a block diagram of the watchdog timer. The watchdog timer consists of a 12-bit binary counter.

The watchdog timer counts the clock frequency divided by 32 ( $f_{32}$ ) or by 512 ( $f_{512}$ ). Whether to count  $f_{32}$  or  $f_{512}$  is determined by the watchdog timer frequency selection flag shown in Figure 47.  $f_{512}$  is selected when the flag is "0" and  $f_{32}$  is selected when it is "1". The flag is cleared after reset.  $FFF_{16}$  is set in the watchdog timer when "L" or  $2V_{CC}$  is applied to the **RESET** pin, STP instruction is executed, data is written to the watchdog timer, or the most significant bit of the watchdog timer become "0".

After  $FFF_{16}$  is set in the watchdog timer, the contents of watchdog timer is decremented by one at every cycle of selected frequency  $f_{32}$  or  $f_{512}$ , and after 2048 counts, the most significant bit of watchdog timer become "0", and a watchdog timer interrupt request bit is set, and  $FFF_{16}$  is preset in the watchdog timer.

Normally, a program is written so that data is written in the watchdog timer before the most significant bit of the watchdog timer become "0". If this routine is not executed due to unexpected program execution, the most significant bit of the watchdog timer become eventually "0" and an interrupt is generated.

The processor can be reset by setting the bit 3 (software reset bit) of processor mode register described in Figure 10 in the interrupt section and generating a reset pulse.

The watchdog timer stops its function when the **RESET** pin voltage is raised to double the  $V_{CC}$  voltage.

The watchdog timer can also be used to recover from when the clock is stopped by the STP instruction. Refer to the section on clock generation circuit for more details.

The watchdog timer hold the contents during a hold state and the frequency is stopped to input.




Fig. 46 Watchdog timer block diagram




Fig. 47 Watchdog timer frequency selection flag

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**RESET CIRCUIT**

Reset occurs when the RESET pin is returned to "H" level after holding it at "L" level when the power voltage is at 5V ±10%. Program execution starts at the address formed by setting the address pins A<sub>23</sub> ~ A<sub>16</sub> to 00<sub>16</sub>, A<sub>15</sub> ~ A<sub>8</sub> to the contents of address FFF<sub>16</sub>, and A<sub>7</sub> ~ A<sub>0</sub> to the contents of address FFE<sub>16</sub>.

Figure 48 shows the status of the internal registers when a reset occurs.

Figure 49 shows an example of a reset circuit. The reset input voltage must be held 0.9V or lower when the power voltage reaches 4.5V.




Fig. 49 Example of a reset circuit (perform careful evaluation at the system design level before using)

	Address		Address																			
(1) Port P0 data direction register	(04 <sub>16</sub> )...	00 <sub>16</sub>	(29) Processor mode register	(5E <sub>16</sub> )... 00 <sub>16</sub>																		
(2) Port P1 data direction register	(05 <sub>16</sub> )...	00 <sub>16</sub>	(30) Watchdog timer	(60 <sub>16</sub> )... FFF <sub>16</sub>																		
(3) Port P2 data direction register	(08 <sub>16</sub> )...	00 <sub>16</sub>	(31) Watchdog timer frequency selection flag	(61 <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0		
×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0							
(4) Port P3 data direction register	(09 <sub>16</sub> )...	×××××× 0 0 0 0	(32) A-D conversion interrupt control register	(70 <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(5) Port P4 data direction register	(0C <sub>16</sub> )...	00 <sub>16</sub>	(33) UART 0 transmission interrupt control register	(71 <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(6) Port P5 data direction register	(0D <sub>16</sub> )...	00 <sub>16</sub>	(34) UART 0 receive interrupt control register	(72 <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(7) Port P6 data direction register	(10 <sub>16</sub> )...	00 <sub>16</sub>	(35) UART 1 transmission interrupt control register	(73 <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(8) Port P7 data direction register	(11 <sub>16</sub> )...	00 <sub>16</sub>	(36) UART 1 receive interrupt control register	(74 <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(9) Port P8 data direction register	(14 <sub>16</sub> )...	00 <sub>16</sub>	(37) Timer A0 interrupt control register	(75 <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(10) A-D control register	(1E <sub>16</sub> )...	0 0 0 0 0 0 ? ? ?	(38) Timer A1 interrupt control register	(76 <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(11) A-D sweep pin selection register	(1F <sub>16</sub> )...	×××××× 1 1	(39) Timer A2 interrupt control register	(77 <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(12) UART 0 Transmit/Receive mode register	(30 <sub>16</sub> )...	00 <sub>16</sub>	(40) Timer A3 interrupt control register	(78 <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(13) UART 1 Transmit/Receive mode register	(38 <sub>16</sub> )...	00 <sub>16</sub>	(41) Timer A4 interrupt control register	(79 <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(14) UART 0 Transmit/Receive control register 0	(34 <sub>16</sub> )...	×××××× 1 0 0 0	(42) Timer B0 interrupt control register	(7A <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(15) UART 1 Transmit/Receive control register 0	(3C <sub>16</sub> )...	×××××× 1 0 0 0	(43) Timer B1 interrupt control register	(7B <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(16) UART 0 Transmit/Receive control register 1	(35 <sub>16</sub> )...	0 0 0 0 0 0 0 1 0	(44) Timer B2 interrupt control register	(7C <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(17) UART 1 Transmit/Receive control register 1	(3D <sub>16</sub> )...	0 0 0 0 0 0 0 1 0	(45) INT <sub>0</sub> interrupt control register	(7D <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(18) Count start flag	(40 <sub>16</sub> )...	00 <sub>16</sub>	(46) INT <sub>1</sub> interrupt control register	(7E <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(19) One-shot start flag	(42 <sub>16</sub> )...	×××× 0 0 0 0 0 0	(47) INT <sub>2</sub> interrupt control register	(7F <sub>16</sub> )... <table border="1" style="display: inline-table; text-align: center;"><tr><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0
×	×	×	×	×	×	×	×	×	×	×	×	×	×	0	0	0	0					
(20) Up-down flag	(44 <sub>16</sub> )...	00 <sub>16</sub>	(48) Processor status register PS	0 0 0 ? ? 0 0 0 1 ? ?																		
(21) Timer A0 mode register	(56 <sub>16</sub> )...	00 <sub>16</sub>	(49) Program bank register PG	00 <sub>16</sub>																		
(22) Timer A1 mode register	(57 <sub>16</sub> )...	00 <sub>16</sub>	(50) Program counter PC <sub>H</sub>	Content of FFF <sub>16</sub>																		
(23) Timer A2 mode register	(58 <sub>16</sub> )...	00 <sub>16</sub>	(51) Program counter PC <sub>L</sub>	Content of FFE <sub>16</sub>																		
(24) Timer A3 mode register	(59 <sub>16</sub> )...	00 <sub>16</sub>	(52) Direct page register DPR	0000 <sub>16</sub>																		
(25) Timer A4 mode register	(5A <sub>16</sub> )...	00 <sub>16</sub>	(53) Data bank register DT	00 <sub>16</sub>																		
(26) Timer B0 mode register	(5B <sub>16</sub> )...	0 0 1 × 0 0 0 0																				
(27) Timer B1 mode register	(5C <sub>16</sub> )...	0 0 1 × 0 0 0 0																				
(28) Timer B2 mode register	(5D <sub>16</sub> )...	0 0 1 × 0 0 0 0																				

Contents of other registers and RAM are not initialized and should be initialized by software.

Fig. 48 Microcomputer internal status during reset

■ 6249828 0026157 6T8 ■

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

---

**INPUT/OUTPUT PINS**

Ports P8 to P0 all have a data direction register and each bit can be programmed for input or output. A pin becomes an output pin when the corresponding data direction register is set and an input pin when it is cleared.

When pin programmed for output, the data is written to the port latch and it is output to the output pin. When a pin is programmed for output, the contents of the port latch is read instead of the value of the pin. Therefore, a previously output value can be read correctly even when the output "L" voltage is raised due to reasons such as directly driving an LED.

A pin programmed for input is floating and the value input to the pin can be read. When a pin is programmed for input, the data is written only in the port latch and the pin stays floating.

If an input/output pin is not used as an output port, clear the bit of the corresponding data direction register so that the pin become input mode.

Figure 50 shows a block diagram of ports P8 to P0 in single-chip mode and the  $\bar{E}$  pin output.

In memory expansion mode, microprocessor mode, and evaluation chip mode, ports P4 to P0 are also used as address, data, and control signal pins.

Refer to the section on processor modes for more details.

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**




Fig. 50 Block diagram for ports P8 to P0 in single-chip mode and the E pin output

6249828 0026159 470

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**PROCESSOR MODE**

The bits 0 and 1 of processor mode register as shown in Figure 51 are used to select any mode of single-chip mode, memory expansion mode, microprocessor mode, and evaluation chip mode.

Ports P3 to P0 and a part of port P4 are used as address, data, and control signal I/O pins except in single-chip mode.

Figure 52 shows the functions of ports P4 to P0 in each mode.

The external memory area changes when the mode changes.

Figure 53 shows the memory map for each mode.

Refer to Figure 1 for the memory map of the single-chip mode. The external memory area can be accessed except in single-chip mode. The accessing of the external memory is affected by the BYTE pin and the bit 2 (wait bit) of processor mode register. These will be described next.

**•BYTE pin**

When accessing the external memory, the level of the BYTE pin is used to determine whether to use the data bus as 8-bit width or 16-bit width.

The data bus width is 8 bits when the level of the BYTE pin is "H" and port P2 becomes the data I/O pin.

The data bus width is 16 bits when the level of the BYTE pin is "L" and ports P1 and P2 become the data I/O pins.

When accessing the internal memory, the data bus width is always 16 bits regardless of the BYTE pin level.

An exclusive mode in the evaluation chip mode allows the BYTE pin level to be set to  $2 \cdot V_{CC}$ . In this case, the operation is slightly different from the above. This is described in the evaluation chip mode section.




Fig. 51 Processor mode register bit configuration

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**




Fig. 52 Processor mode and ports P4 to P0 functions

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**


**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**• Wait bit**


As shown in Figure 54, when the external memory area is accessed with the processor mode register bit 2 (wait bit) cleared to "0", the "L" width of  $\bar{E}$  signal becomes twice compared with no wait (the wait bit is "1"). The wait bit is cleared to "0" at reset.

The accessing of internal memory area is performed in no wait mode regardless of the wait bit.

The processor modes are described below.



**Fig. 53 External memory area for each processor mode**



**Fig. 54 Relationship between wait bit and access time**

**(1) Single-chip mode [00]**

single-chip mode is entered by connecting the  $CNV_{SS}$  pin to  $V_{SS}$  and starting from reset. Ports P4 to P0 all function as normal I/O ports. Port P4<sub>2</sub> can be the  $\phi_1$  output pin divided the clock to  $X_{IN}$  pin by 2 by setting bit 7 of processor mode register to "1"

**(2) Memory expansion mode [01]**

Memory expansion mode is entered by setting the processor mode bits to "01" after connecting the  $CNV_{SS}$  pin to  $V_{SS}$  and starting from reset.

Port P0 becomes an address output pin and loses its I/O port function.

Port P1 has two functions depending on the level of the BYTE pin.

When the BYTE pin level is "L", port P1 functions as an address output pin while  $\bar{E}$  is "H" and as an odd address data I/O pin while  $\bar{E}$  is "L". However, if an internal memory is read, external data is ignored while  $\bar{E}$  is "L". In this case the I/O port function is lost.

When the BYTE pin level "H", port P1 functions as an address output pin and loses its I/O port function.

Port P2 has two functions depending on the level of the BYTE pin.

When the BYTE pin level is "L", port P2 functions as an address output pin while  $\bar{E}$  is "H" and as an even address data I/O pin while  $\bar{E}$  is "L". However, if an internal memory is read, external data is ignored while  $\bar{E}$  is "L".

When the BYTE pin level is "H", port P2 functions as an address output pin while  $\bar{E}$  is "H" and as an even and odd address data I/O pin while  $\bar{E}$  is "L". However, if an internal memory is read, external data is ignored while  $\bar{E}$  is "L". In this case the I/O port function is lost.

Ports P3<sub>0</sub>, P3<sub>1</sub>, P3<sub>2</sub>, and P3<sub>3</sub> become R/W, BHE, ALE, and HLDA output pin respectively and lose their I/O port functions.

R/W is a read/write signal which indicates a read when it is "H" and a write when it is "L".

BHE is a byte high enable signal which indicates that an odd address is accessed when it is "L".

Therefore, two bytes at even and odd addresses are accessed simultaneously if address A<sub>0</sub> is "L" and BHE is "L".

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

ALE is an address latch enable signal used to latch the address signal from a multiplexed signal of address and data. The latch is transparent while ALE is "H" to let the address signal pass through and held while ALE is "L".

HLDA is a hold acknowledge signal and is used to notify externally when the microcomputer receives HOLD input and enters into hold state.

Ports P4<sub>0</sub> and P4<sub>1</sub> become HOLD and RDY input pin respectively and lose their output pin function, but the input pin function remains.

HOLD is a hold request signal. It is an input signal used to put the microcomputer in hold state. HOLD input is accepted when the internal clock  $\phi$  falls from "H" level to "L" level while the bus is not used. Ports P0, P1, P2, P3<sub>0</sub>, and P3<sub>1</sub> are floating while the microcomputer stays in hold state. These ports are floating after one cycle of the internal clock  $\phi$  later than HLDA signal changes to "L" level. At the removing of hold state, these ports are removed from floating state after one cycle of  $\phi$  later than HLDA signal changes to "H" level.

RDY is a ready signal. If this signal goes "L", the internal clock  $\phi$  stops at "L". When  $\phi_1$  output from port P4<sub>2</sub> is selected by setting bit 7 of processor mode register to "1",  $\phi_1$  output keeps on. RDY is used when slow external memory is attached.

### (3) Microprocessor mode [10]

Microprocessor mode is entered by connecting the CNV<sub>SS</sub> pin to V<sub>CC</sub> and starting from reset. It can also be entered by programming the processor mode bits to "10" after connecting the CNV<sub>SS</sub> pin to V<sub>SS</sub> and starting from reset. This mode is similar to memory expansion mode except that internal ROM is disabled and an external memory is required, and  $\phi_1$  from port P4<sub>2</sub> is always output in spite of bit 7 of processor mode register.

### (4) Evaluation chip mode [11]

Evaluation chip mode is entered by applying voltage twice the V<sub>CC</sub> voltage to the CNV<sub>SS</sub> pin. This mode is normally used for evaluation tools.

The functions of ports P0 and P3 are the same as in memory expansion mode.

Port P1 functions as an address output pin while  $\bar{E}$  is "H" and as data I/O pin of odd addresses while  $\bar{E}$  is "L" regardless of the BYTE pin level. However, if an internal memory is read, external data is ignored while  $\bar{E}$  is "L".

Port P2 function as an address output pin while  $\bar{E}$  is "H" and as data I/O pin of even addresses while  $\bar{E}$  is "L" when the BYTE pin level is "L". However, if an internal memory is read, external data is ignored while  $\bar{E}$  is "L".

When the BYTE pin level is "H" or 2·V<sub>CC</sub>, port P2 functions as an address output pin while  $\bar{E}$  is "H" and as data I/O pin of even and odd addresses while  $\bar{E}$  is "L". However, if an internal memory is read, external data is ignored while  $\bar{E}$  is "L".

Port P4 and its data direction register which are located at

address 0A<sub>16</sub> and 0C<sub>16</sub> are treated differently in evaluation chip mode. When these addresses are accessed, the data bus width is treated as 16 bits regardless of the BYTE pin level, and the access cycle is treated as internal memory regardless of the wait bit.

When a voltage twice the V<sub>CC</sub> voltage is applied to the BYTE pin, the addresses corresponding to the internal ROM area are also treated as 16-bit data bus.

The functions of ports P4<sub>0</sub> and P4<sub>1</sub> are the same as in memory expansion mode.

Ports P4<sub>2</sub> to P4<sub>6</sub> become  $\phi_1$ , MX, QCL, VDA, and VPA output pins respectively. Port P4<sub>7</sub> becomes the DBC input pin.  $\phi_1$  from port P4<sub>2</sub> divided the clock to X<sub>IN</sub> pin by 2 is always output in spite of bit 7 of processor mode register.

The MX signal normally contains the contents of flag m, but the contents of flag x is output if the CPU is using flag x.

QCL is the queue buffer clear signal. It becomes "H" when the instruction queue buffer is cleared, for example, when a jump instruction is executed.

VDA is the valid data address signal. It becomes "H" while the CPU is reading data from data buffer or writing data to data buffer. It also becomes "H" when the first byte of the instruction (operation code) is read from the instruction queue buffer.

VPA is the valid program address signal. It becomes "H" while the CPU is reading an instruction code from the instruction queue buffer.

DBC is the debug control signal and is used for debugging. Table 5 shows the relationship between the CNV<sub>SS</sub> pin input levels and processor modes.

Table 5. Relationship between the CNV<sub>SS</sub> pin input levels and processor modes

CNV <sub>SS</sub>	Mode	Description
V <sub>SS</sub>	<ul style="list-style-type: none"> <li>• Single-chip</li> <li>• Memory expansion</li> <li>• Microprocessor</li> <li>• Evaluation chip</li> </ul>	Single-chip mode upon starting after reset. Other modes can be selected by changing the processor mode bit by software.
V <sub>CC</sub>	<ul style="list-style-type: none"> <li>• Microprocessor</li> <li>• Evaluation chip</li> </ul>	Microprocessor mode upon starting after reset. Evaluation chip mode can be selected by changing the processor mode bit by software.
2·V <sub>CC</sub>	<ul style="list-style-type: none"> <li>• Evaluation chip</li> </ul>	• Evaluation chip mode only.

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**CLOCK GENERATING CIRCUIT**

Figure 55 shows a block diagram of the clock generator. When an STP instruction is executed, the internal clock  $\phi$  stops oscillating at "L" level. At the same time,  $FFF_{16}$  is written to watchdog timer and the watchdog timer input connection is forced to  $f_{32}$ . This connection is broken and connected to the input determined by the watchdog timer frequency selection flag when the most significant bit of the watchdog timer is cleared or reset.

Oscillation resumes when an interrupt is received, but the internal clock  $\phi$  remains at "L" level until the most significant bit of the watchdog timer is cleared. This is to avoid the unstable interval at the start of oscillation when using a ceramic resonator.

When a WIT instruction is executed, the internal clock  $\phi$  stops at "L" level, but the oscillator does not stop. The clock is restarted when an interrupt is received. Instructions can be executed immediately because the oscillator is not stopped.

The stop or wait state is released when an interrupt is received or when reset is issued. Therefore, interrupts must be enabled before executing a STP or WIT instruction.

Figure 56 shows a circuit example using a ceramic (or quartz crystal) resonator. Use the manufacturer's recommended values for constants such as capacitance which differ for each resonator. Figure 57 shows an example of using an external clock signal.




Fig. 56 Circuit using a ceramic resonator




Fig. 57 External clock input circuit




Fig. 55 Block diagram of a clock generator

**mitsubishi MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

---

**ADDRESSING MODES**

The M37702M2AXXFP has 28 powerful addressing modes.

Refer to the 7700 Family addressing mode description for the details of each addressing mode.

**MACHINE INSTRUCTION LIST**

The M37702M2AXXFP has 103 machine instructions. Refer to the 7700 Family machine instruction list for details.

**DATA REQUIRED FOR MASK ORDERING**

Please send the following data for mask orders.

- (1) Mask ROM order confirmation form
- (2) 80P6N mark specification form
- (3) ROM data (EPROM 3 sets)

---

■ 6249828 0026165 774 ■

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**M37702M2AXXFP**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=16MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$V_{OH}$	High-level output voltage $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0$ , $P3_1$ , $P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$	$I_{OH}=-10mA$	3			V
$V_{OH}$	High-level output voltage $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0$ , $P3_1$ , $P3_3$	$I_{OH}=-400\mu A$	4.7			V
$V_{OH}$	High-level output voltage $P3_2$	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.1 4.8			V
$V_{OH}$	High-level output voltage $\bar{E}$	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.4 4.8			V
$V_{OL}$	Low-level output voltage $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0$ , $P3_1$ , $P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$	$I_{OL}=10mA$			2	V
$V_{OL}$	Low-level output voltage $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0$ , $P3_1$ , $P3_3$	$I_{OL}=2mA$			0.45	V
$V_{OL}$	Low-level output voltage $P3_2$	$I_{OL}=10mA$ $I_{OL}=2mA$			1.9 0.43	V
$V_{OL}$	Low-level output voltage $\bar{E}$	$I_{OL}=10mA$ $I_{OL}=2mA$			1.6 0.4	V
$V_{T+}-V_{T-}$	Hysteresis HOLD, RDY, $TA0_{IN}\sim TA4_{IN}$ , $TB0_{IN}\sim TB2_{IN}$ , $INT_0\sim INT_2$ , $AD_{TRG}$ , $CTS_0$ , $CTS_1$ , $CLK_0$ , $CLK_1$		0.4		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET		0.2		0.5	V
$V_{T+}-V_{T-}$	Hysteresis $X_{IN}$		0.1		0.3	V
$I_{IH}$	High-level input current $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0\sim P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$ , $X_{IN}$ , RESET, $CNV_{SS}$ , BYTE	$V_I=5V$			5	$\mu A$
$I_{IL}$	Low-level input current $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0\sim P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$ , $X_{IN}$ , RESET, $CNV_{SS}$ , BYTE	$V_I=0V$			-5	$\mu A$
$V_{RAM}$	RAM hold voltage	When clock is stopped.	2			V
$I_{CC}$	Power supply current	In single-chip mode output only pin is open and other pins are $V_{SS}$ during reset.		$f(X_{IN})=16MHz$ , square waveform $T_a=25^\circ C$ when clock is stopped. $T_a=85^\circ C$ when clock is stopped.	12 1 20	24 $\mu A$

**A-D CONVERTER CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=16MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$			$\pm 3$	LSB
$R_{LADDER}$	Ladder resistance	$V_{REF}=V_{CC}$	2		10	k $\Omega$
$t_{CONV}$	Conversion time		14.25			$\mu s$
$V_{REF}$	Reference voltage		2		$V_{CC}$	V
$V_{IA}$	Analog input voltage		0		$V_{REF}$	V

6249828 0026166 600

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.3~7	V
$AV_{CC}$	Analog supply voltage		-0.3~7	V
$V_I$	Input voltage RESET, CNV <sub>SS</sub> , BYTE		-0.3~12	V
$V_I$	Input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , V <sub>REF</sub> , X <sub>IN</sub>		-0.3~ $V_{CC}+0.3$	V
$V_O$	Output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , X <sub>OUT</sub> , $\bar{E}$		-0.3~ $V_{CC}+0.3$	V
$P_d$	Power dissipation	$T_a=25^\circ\text{C}$	300	mW
$T_{opr}$	Operating temperature		-20~85	°C
$T_{stg}$	Storage temperature		-40~150	°C

**RECOMMENDED OPERATING CONDITIONS** ( $V_{CC}=5V\pm 10\%$ ,  $T_a=-20\sim 85^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$AV_{CC}$	Analog supply voltage		$V_{CC}$		V
$V_{SS}$	Supply voltage		0		V
$AV_{SS}$	Analog supply voltage		0		V
$V_{IH}$	High-level input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	0.8 $V_{CC}$		$V_{CC}$	V
$V_{IH}$	High-level input voltage P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> (in single-chip mode)	0.8 $V_{CC}$		$V_{CC}$	V
$V_{IH}$	High-level input voltage P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> (in memory expansion mode and microprocessor mode)	0.5 $V_{CC}$		$V_{CC}$	V
$V_{IL}$	Low-level input voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	0		0.2 $V_{CC}$	V
$V_{IL}$	Low-level input voltage P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> (in single-chip mode)	0		0.2 $V_{CC}$	V
$V_{IL}$	Low-level input voltage P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> (in memory expansion mode and microprocessor mode)	0		0.16 $V_{CC}$	V
$I_{OH}(\text{peak})$	High-level peak output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub>			-10	mA
$I_{OH}(\text{avg})$	High-level average output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub>			-5	mA
$I_{OL}(\text{peak})$	Low-level peak output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub>			10	mA
$I_{OL}(\text{avg})$	Low-level average output current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub>			5	mA
$f(X_{IN})$	External clock frequency input			16	MHz
				25	

- Note 1. Average output current is the average value of a 100ms interval.  
 2. The sum of  $I_{OL}(\text{peak})$  for ports P0, P1, P2, P3, and P8 must be 80mA or less, the sum of  $I_{OH}(\text{peak})$  for ports P0, P1, P2, P3, and P8 must be 80mA or less, the sum of  $I_{OL}(\text{peak})$  for ports P4, P5, P6, and P7 must be 80mA or less, and the sum of  $I_{OH}(\text{peak})$  for ports P4, P5, P6, and P7 must be 80mA or less.

6249828 0026167 547



**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**TIMING REQUIREMENTS** ( $V_{CC}=5V\pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ , unless otherwise noted)

**External clock input**

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_c$	External clock input cycle time	62		40		ns
$t_{W(H)}$	External clock input high-level pulse width	25		15		ns
$t_{W(L)}$	External clock input low-level pulse width	25		15		ns
$t_r$	External clock rise time		10		8	ns
$t_f$	External clock fall time		10		8	ns

**Single-chip mode**

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{SU(P0D-E)}$	Port P0 input setup time	100		60		ns
$t_{SU(P1D-E)}$	Port P1 input setup time	100		60		ns
$t_{SU(P2D-E)}$	Port P2 input setup time	100		60		ns
$t_{SU(P3D-E)}$	Port P3 input setup time	100		60		ns
$t_{SU(P4D-E)}$	Port P4 input setup time	100		60		ns
$t_{SU(P5D-E)}$	Port P5 input setup time	100		60		ns
$t_{SU(P6D-E)}$	Port P6 input setup time	100		60		ns
$t_{SU(P7D-E)}$	Port P7 input setup time	100		60		ns
$t_{SU(P8D-E)}$	Port P8 input setup time	100		60		ns
$t_{H(E-P0D)}$	Port P0 input hold time	0		0		ns
$t_{H(E-P1D)}$	Port P1 input hold time	0		0		ns
$t_{H(E-P2D)}$	Port P2 input hold time	0		0		ns
$t_{H(E-P3D)}$	Port P3 input hold time	0		0		ns
$t_{H(E-P4D)}$	Port P4 input hold time	0		0		ns
$t_{H(E-P5D)}$	Port P5 input hold time	0		0		ns
$t_{H(E-P6D)}$	Port P6 input hold time	0		0		ns
$t_{H(E-P7D)}$	Port P7 input hold time	0		0		ns
$t_{H(E-P8D)}$	Port P8 input hold time	0		0		ns

**Memory expansion mode and microprocessor mode**

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{SU(P1D-E)}$	Port P1 input setup time	45		30		ns
$t_{SU(P2D-E)}$	Port P2 input setup time	45		30		ns
$t_{SU(RDY-\phi_1)}$	RDY input setup time	60		55		ns
$t_{SU(HOLD-\phi_1)}$	HOLD input setup time	60		55		ns
$t_{H(E-P1D)}$	Port P1 input hold time	0		0		ns
$t_{H(E-P2D)}$	Port P2 input hold time	0		0		ns
$t_{H(\phi_1-RDY)}$	RDY input hold time	0		0		ns
$t_{H(\phi_1-HOLD)}$	HOLD input hold time	0		0		ns

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**M37702M2BXXFP**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=25MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$V_{OH}$	High-level output voltage $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0$ , $P3_1$ , $P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$	$I_{OH}=-10mA$	3			V
$V_{OH}$	High-level output voltage $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0$ , $P3_1$ , $P3_3$	$I_{OH}=-400\mu A$	4.7			V
$V_{OH}$	High-level output voltage $P3_2$	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.1 4.8			V
$V_{OH}$	High-level output voltage $\bar{E}$	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.4 4.8			V
$V_{OL}$	Low-level output voltage $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0$ , $P3_1$ , $P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$	$I_{OL}=10mA$			2	V
$V_{OL}$	Low-level output voltage $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0$ , $P3_1$ , $P3_3$	$I_{OL}=2mA$			0.45	V
$V_{OL}$	Low-level output voltage $P3_2$	$I_{OL}=10mA$ $I_{OL}=2mA$			1.9 0.43	V
$V_{OL}$	Low-level output voltage $\bar{E}$	$I_{OL}=10mA$ $I_{OL}=2mA$			1.6 0.4	V
$V_{T+}-V_{T-}$	Hysteresis HOLD, RDY, $TA0_{IN}\sim TA4_{IN}$ , $TB0_{IN}\sim TB2_{IN}$ , $INT_0\sim INT_2$ , $AD_{TRG}$ , $CTS_0$ , $CTS_1$ , $CLK_0$ , $CLK_1$		0.4		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET		0.2		0.5	V
$V_{T+}-V_{T-}$	Hysteresis $X_{IN}$		0.1		0.3	V
$I_{IH}$	High-level input current $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0\sim P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$ , $X_{IN}$ , RESET, $CONV_{SS}$ , BYTE	$V_i=5V$			5	$\mu A$
$I_{IL}$	Low-level input current $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0\sim P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$ , $X_{IN}$ , RESET, $CONV_{SS}$ , BYTE	$V_i=0V$			-5	$\mu A$
$V_{RAM}$	RAM hold voltage	When clock is stopped.	2			V
$I_{CC}$	Power supply current	In single-chip mode output only pin is open and other pins are $V_{SS}$ during reset.	$f(X_{IN})=25MHz$ , square waveform $T_a=25^\circ C$ when clock is stopped.	19	38	$\mu A$
			$T_a=85^\circ C$ when clock is stopped.		20	$\mu A$

**A-D CONVERTER CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=25MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$			$\pm 3$	LSB
$R_{LADDER}$	Ladder resistance	$V_{REF}=V_{CC}$	2		10	k $\Omega$
$t_{CONV}$	Conversion time		9.12			$\mu s$
$V_{REF}$	Reference voltage		2		$V_{CC}$	V
$V_{IA}$	Analog input voltage		0		$V_{REF}$	V

6249828 0026169 31T



**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**Timer A input** (Count input in event counter mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(TA)}$	$TA_{IN}$ input cycle time	125		80		ns
$t_{W(TAH)}$	$TA_{IN}$ input high-level pulse width	62		40		ns
$t_{W(TAL)}$	$TA_{IN}$ input low-level pulse width	62		40		ns

**Timer A input** (Gating input in timer mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(TA)}$	$TA_{IN}$ input cycle time	500		320		ns
$t_{W(TAH)}$	$TA_{IN}$ input high-level pulse width	250		160		ns
$t_{W(TAL)}$	$TA_{IN}$ input low-level pulse width	250		160		ns

**Timer A input** (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(TA)}$	$TA_{IN}$ input cycle time	250		160		ns
$t_{W(TAH)}$	$TA_{IN}$ input high-level pulse width	125		80		ns
$t_{W(TAL)}$	$TA_{IN}$ input low-level pulse width	125		80		ns

**Timer A input** (External trigger input in pulse width modulation mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{W(TAH)}$	$TA_{IN}$ input high-level pulse width	125		80		ns
$t_{W(TAL)}$	$TA_{IN}$ input low-level pulse width	125		80		ns

**Timer A input** (Up-down input in event counter mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(UP)}$	$TA_{OUT}$ input cycle time	2500		2000		ns
$t_{W(UPH)}$	$TA_{OUT}$ input high-level pulse width	1250		1000		ns
$t_{W(UPL)}$	$TA_{OUT}$ input low-level pulse width	1250		1000		ns
$t_{SU(UP-TIN)}$	$TA_{OUT}$ input setup time	500		400		ns
$t_{H(TIN-UP)}$	$TA_{OUT}$ input hold time	500		400		ns

■ 6249828 0026170 031 ■

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**Timer B input** (Count input in event counter mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(TB)}$	TBI <sub>IN</sub> input cycle time (one edge count)	125		80		ns
$t_{W(TBH)}$	TBI <sub>IN</sub> input high-level pulse width (one edge count)	62		40		ns
$t_{W(TBL)}$	TBI <sub>IN</sub> input low-level pulse width (one edge count)	62		40		ns
$t_{C(TB)}$	TBI <sub>IN</sub> input cycle time (both edges count)	250		160		ns
$t_{W(TBH)}$	TBI <sub>IN</sub> input high-level pulse width (both edges count)	125		80		ns
$t_{W(TBL)}$	TBI <sub>IN</sub> input low-level pulse width (both edges count)	125		80		ns

**Timer B input** (Pulse period measurement mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(TB)}$	TBI <sub>IN</sub> input cycle time	500		320		ns
$t_{W(TBH)}$	TBI <sub>IN</sub> input high-level pulse width	250		160		ns
$t_{W(TBL)}$	TBI <sub>IN</sub> input low-level pulse width	250		160		ns

**Timer B input** (Pulse width measurement mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(TB)}$	TBI <sub>IN</sub> input cycle time	500		320		ns
$t_{W(TBH)}$	TBI <sub>IN</sub> input high-level pulse width	250		160		ns
$t_{W(TBL)}$	TBI <sub>IN</sub> input low-level pulse width	250		160		ns

**A-D trigger input**

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(AD)}$	ADTRG input cycle time (minimum allowable trigger)	1000		1000		ns
$t_{W(ADL)}$	ADTRG input low-level pulse width	125		125		ns

**Serial I/O**

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(CLK)}$	CLK <sub>i</sub> input cycle time	250		200		ns
$t_{W(CLKH)}$	CLK <sub>i</sub> input high-level pulse width	125		100		ns
$t_{W(CLKL)}$	CLK <sub>i</sub> input low-level pulse width	125		100		ns
$t_{d(C-Q)}$	TxD <sub>i</sub> output delay time		90		80	ns
$t_{h(C-Q)}$	TxD <sub>i</sub> hold time	0		0		ns
$t_{SU(D-C)}$	RxD <sub>i</sub> input setup time	30		20		ns
$t_{h(C-D)}$	RxD <sub>i</sub> input hold time	90		90		ns

**External interrupt INT<sub>i</sub> input**

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{W(INH)}$	INT <sub>i</sub> input high-level pulse width	250		250		ns
$t_{W(INL)}$	INT <sub>i</sub> input low-level pulse width	250		250		ns

6249828 0026171 T78

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**SWITCHING CHARACTERISTICS** ( $V_{CC}=5V\pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ , unless otherwise noted)

**Single-chip mode**

Symbol	Parameter	Test conditions	Limits				Unit
			16MHz		25MHz		
			Min.	Max.	Min.	Max.	
$t_{d(E-P0Q)}$	Port P0 data output delay time	Fig. 58		100		80	ns
$t_{d(E-P1Q)}$	Port P1 data output delay time			100		80	ns
$t_{d(E-P2Q)}$	Port P2 data output delay time			100		80	ns
$t_{d(E-P3Q)}$	Port P3 data output delay time			100		80	ns
$t_{d(E-P4Q)}$	Port P4 data output delay time			100		80	ns
$t_{d(E-P5Q)}$	Port P5 data output delay time			100		80	ns
$t_{d(E-P6Q)}$	Port P6 data output delay time			100		80	ns
$t_{d(E-P7Q)}$	Port P7 data output delay time			100		80	ns
$t_{d(E-P8Q)}$	Port P8 data output delay time			100		80	ns

**Memory expansion mode and microprocessor mode** (when wait bit = "1")

Symbol	Parameter	Test conditions	Limits				Unit
			16MHz		25MHz		
			Min.	Max.	Min.	Max.	
$t_{d(P0A-E)}$	Port P0 address output delay time	Fig. 58	30		12		ns
$t_{d(E-P1Q)}$	Port P1 data output delay time (BYTE="L")			70		45	ns
$t_{PXZ(E-P1Z)}$	Port P1 floating start delay time (BYTE="L")			5		5	ns
$t_{d(P1A-E)}$	Port P1 address output delay time		30		12		ns
$t_{d(P1A-ALE)}$	Port P1 address output delay time		24		5		ns
$t_{d(E-P2Q)}$	Port P2 data output delay time			70		45	ns
$t_{PXZ(E-P2Z)}$	Port P2 floating start delay time			5		5	ns
$t_{d(P2A-E)}$	Port P2 address output delay time		30		12		ns
$t_{d(P2A-ALE)}$	Port P2 address output delay time		24		5		ns
$t_{d(\phi_1-HLDA)}$	HLDA output delay time			50		50	ns
$t_{d(ALE-E)}$	ALE output delay time		4		4		ns
$t_{W(ALE)}$	ALE pulse width		35		22		ns
$t_{d(BHE-E)}$	BHE output delay time		30		20		ns
$t_{d(R/W-E)}$	R/W output delay time		30		20		ns
$t_{d(E-\phi_1)}$	$\phi_1$ output delay time		0	20	0	18	ns
$t_{H(E-P0A)}$	Port P0 address hold time		25		18		ns
$t_{H(ALE-P1A)}$	Port P1 address hold time (BYTE="L")		9		9		ns
$t_{H(E-P1Q)}$	Port P1 data hold time (BYTE="L")		25		18		ns
$t_{PZX(E-P1Z)}$	Port P1 floating release delay time (BYTE="L")		25		18		ns
$t_{H(E-P1A)}$	Port P1 address hold time (BYTE="H")		25		18		ns
$t_{H(ALE-P2A)}$	Port P2 address hold time		9		9		ns
$t_{H(E-P2Q)}$	Port P2 data hold time		25		18		ns
$t_{PZX(E-P2Z)}$	Port P2 floating release delay time		25		18		ns
$t_{H(E-BHE)}$	BHE hold time		18		18		ns
$t_{H(E-R/W)}$	R/W hold time		18		18		ns
$t_{W(EL)}$	$\bar{E}$ pulse width		95		50		ns

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**Memory expansion mode and microprocessor mode** (when wait bit = "0", and external memory area accessed)

Symbol	Parameter	Test conditions	Limits				Unit
			16MHz		25MHz		
			Min.	Max.	Min.	Max.	
$t_{d(P0A-E)}$	Port P0 address output delay time	Fig. 58	30		12		ns
$t_{d(E-P1Q)}$	Port P1 data output delay time (BYTE="L")			70		45	ns
$t_{PXZ(E-P1Z)}$	Port P1 floating start delay time (BYTE="L")			5		5	ns
$t_{d(P1A-E)}$	Port P1 address output delay time		30		12		ns
$t_{d(P1A-ALE)}$	Port P1 address output delay time		24		5		ns
$t_{d(E-P2Q)}$	Port P2 data output delay time			70		45	ns
$t_{PXZ(E-P2Z)}$	Port P2 floating start delay time			5		5	ns
$t_{d(P2A-E)}$	Port P2 address output delay time		30		12		ns
$t_{d(P2A-ALE)}$	Port P2 address output delay time		24		5		ns
$t_{d(\phi_1-HLDA)}$	HLDA output delay time			50		50	ns
$t_{d(ALE-E)}$	ALE output delay time		4		4		ns
$t_w(ALE)$	ALE pulse width		35		22		ns
$t_{d(BHE-E)}$	BHE output delay time		30		20		ns
$t_{d(R/W-E)}$	R/W output delay time		30		20		ns
$t_{d(E-\phi_1)}$	$\phi_1$ output delay time		0	20	0	18	ns
$t_h(E-P0A)$	Port P0 address hold time		25		18		ns
$t_h(ALE-P1A)$	Port P1 address hold time (BYTE="L")		9		9		ns
$t_h(E-P1Q)$	Port P1 data hold time (BYTE="L")		25		18		ns
$t_{PZX(E-P1Z)}$	Port P1 floating release delay time (BYTE="L")		25		18		ns
$t_h(E-P1A)$	Port P1 address hold time (BYTE="H")		25		18		ns
$t_h(ALE-P2A)$	Port P2 address hold time		9		9		ns
$t_h(E-P2Q)$	Port P2 data hold time		25		18		ns
$t_{PZX(E-P2Z)}$	Port P2 floating release delay time		25		18		ns
$t_h(E-BHE)$	BHE hold time		18		18		ns
$t_h(E-R/W)$	R/W hold time		18		18		ns
$t_w(EL)$	$\bar{E}$ pulse width		220		130		ns





Fig. 58 Testing circuit for ports P0~P8,  $\phi_1$

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**


**TIMING DIAGRAM**  
 Single-chip mode



6249828 0026174 787

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**




■ 6249828 0026175 613 ■

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**


**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**Memory expansion mode and microprocessor mode**


(When wait bit = "1")



(When wait bit = "0")



(When wait bit = "1" or "0" in common)




**Test conditions**

- $V_{CC} = 5V \pm 10\%$
- Input timing voltage :  $V_{IL} = 1.0V, V_{IH} = 4.0V$
- Output timing voltage :  $V_{OL} = 0.8V, V_{OH} = 2.0V$

**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

Memory expansion mode and microprocessor mode (When wait bit="1")



**Test conditions**

- $V_{CC} = 5 V \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8V, V_{OH} = 2.0V$
- Port P1, P2 input :  $V_{IL} = 0.8V, V_{IH} = 2.5V$


6249828 0026177 496



**MITSUBISHI MICROCOMPUTERS**  
**M37702M2AXXFP, M37702M2BXXFP**  
**M37702S1AFP, M37702S1BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

Memory expansion mode and microprocessor mode (When wait bit = "0", and external memory area is accessed)




**Test conditions**

- $V_{CC} = 5V \pm 10\%$
- Output timing voltage :  $V_{OL} = 0.8V, V_{OH} = 2.0V$
- Ports P1, P2 input :  $V_{IL} = 0.8V, V_{IH} = 2.5V$


6249828 0026178 322

**(4) TIMING DIAGRAMS**

**Read cycle 1**




**Read cycle 2 (Note 4)**



Note 4 : Addresses valid prior to or coincident with  $\bar{S}$  transition low.


5 : Transition is measured  $\pm 500mV$  from steady state voltage with specified loading in Figure 2.

**Read cycle 3 (Note 6)**




Note 6: Addresses and  $\bar{S}$  valid prior to  $\bar{OE}$  transition low by  $(t_a(A)-t_a(OE))$ ,  $(t_a(S)-t_a(OE))$

Write cycle ( $\overline{W}$  control mode)



Write cycle ( $\overline{S}$  control mode)



Note 7 : Hatching indicates the state is don't care.

8 : When the falling edge of  $\overline{W}$  is simultaneous or prior to the falling edge of  $\overline{S}$ , the output is maintained in the high impedance.

9 :  $t_{en}$ ,  $t_{dis}$  are periodically sampled and are not 100% tested.

**PRELIMINARY**  
 Note: This is a preliminary drawing.  
 Some dimensions may be subject to change.

# MITSUBISHI LSIs

## M5M5V1001CP,J-15,-20,-25

1048576-BIT (1048576-WORD BY 1-BIT) CMOS STATIC RAM

### DESCRIPTION

The M5M5V1001CP,J are a family of 1048576-word by 1-bit static RAMs, fabricated with the high performance CMOS silicon gate process and designed for high-speed application.

The M5M5V1001CP,J are offered in a 28-pin plastic dual-in-line package (DIP), 28-pin plastic small outline J-lead package (SOJ).

These devices operate on a single 3.3V supply, and are directly TTL compatible. They include a power down feature as well.

### FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5V1001CP,J - 15	15ns	120mA	
M5M5V1001CP,J - 20	20ns	100mA	1mA
M5M5V1001CP,J - 25	25ns	90mA	

- Single +3.3V power supply
- Fully static operation : No clocks, No refresh
- Power down by  $\bar{S}$
- Easy memory expansion by  $\bar{S}$
- Three-state outputs : OR-tie capability
- Directly TTL compatible : All inputs and outputs
- TEST MODE is available

### PACKAGE

M5M5V1001CP ..... 28pin 400mil DIP  
 M5M5V1001CJ ..... 28pin 400mil SOJ


### APPLICATION

High speed memory units

### FUNCTION

The operation mode of the M5M5V1001C series is determined by

### PIN CONFIGURATION (TOP VIEW)




a combination of the device control inputs  $\bar{S}$  and  $\bar{W}$ . Each mode is summarized in the function table shown in next page.

The RAM works with an organization of 1048576-word by 1-bit, when  $B1/\bar{B}4$  is high of floating. And an organization of 262144-word by 4-bit is also obtained for reducing the test time, when  $B1/\bar{B}4$  is low.

A write cycle is executed whenever the low level  $\bar{W}$  overlaps with the low level  $\bar{S}$ . The address must be set-up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of  $\bar{W}$ ,  $\bar{S}$  whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. When  $\bar{S}$  is high, the chip is non-selectable state, disabling both reading and writing. In the

### BLOCK DIAGRAM



**MITSUBISHI LSIs**  
**M5M5V1001CP,J-15,-20,-25**

**1048576-BIT (1048576-WORD BY 1-BIT) CMOS STATIC RAM**

case, the output stage is in a high-impedance state.

A read cycle is executed by setting  $\bar{W}$  at a high level while  $\bar{S}$  are in an active state ( $\bar{S} = L$ )

When setting  $\bar{S}$  at a high level, the chip is in a non-selectable mode in which both reading and write are disabled.

In this mode, the output stage is in a high-impedance state, allowing OR -tie with other chips and memory expansion by  $\bar{S}$ .

Signal  $\bar{S}$  controls the power-down feature. When  $\bar{S}$  goes high, power dissipation is reduced extremely. The access time from  $\bar{S}$  is equivalent to the address access time.

**FUNCTION TABLE**

$\bar{S}$	$\bar{W}$	Mode	Q	D	Icc
H	X	Non selection	High-impedance	High-impedance	Stand-by
L	L	Write	Din	High-impedance	Active
L	H	Read	High-impedance	Dout	Active

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	-2.0*~4.6	V
Vi	Input voltage		-2.0*~Vcc + 0.5	V
Vo	Output voltage		-2.0*~Vcc	V
Pd	Power dissipation	Ta = 25°C	1000	mW
Topr	Operating temperature		0~70	°C
Tstg (bias)	Storage temperature (bias)		-10~85	°C
Tstg	Storage temperature		-65~150	°C

\*-0.5V in case of DC (Pulse width  $\leq$  20ns)

**DC ELECTRICAL CHARACTERISTICS** (Ta = 0~70°C, Vcc = 3.3V  $\pm$  10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
Vih	High-level input voltage		2.2		Vcc+0.3V	V
Vil	Low-level input voltage		-0.3*		0.8	V
VoH	High-level output voltage	IOH = -4mA	2.4			V
VoL	Low-level output voltage	IOl = 8mA			0.4	V
Ii	Input current	Vi = 0~Vcc			2	$\mu$ A
IoZ	Output current in off-state	Vi (S) = Vih Vio = 0~Vcc			10	$\mu$ A
Icc1	Active supply current (TTL level)	Vi (S) = Vil other inputs = Vih or Vil Output-open (duty 100%)	AC (15ns cycle)		120	mA
			AC (20ns cycle)		100	
			AC (25ns cycle)		90	
			DC	45	55	
Icc2	Stand-by supply current (TTL level)	Vi (S) = Vih	AC (15ns cycle)		45	mA
			AC (20/25ns cycle)		35	
			DC		20	
Icc3	Stand-by current (MOS level)	Vi (S) $\geq$ Vcc - 0.2V other inputs Vi $\leq$ 0.2V or Vi $\geq$ Vcc - 0.2V		0.1	1	mA

\*-3.0V in case of AC(Pulse width  $\leq$  20ns)

**CAPACITANCE** (Ta = 0~70°C, Vcc = 3.3V  $\pm$  10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
Ci	Input capacitance	Vi = GND, Vi = 25mVrms, f = 1MHz			6	pF
Co	Output capacitance	Vo = GND, Vo = 25mVrms, f = 1MHz			6	pF

Note 1 : Direction for current flowing into an IC is positive (no mark).  
 2 : Typical value is Vcc = 3.3V, Ta = 25°C.  
 3 : Ci, Co are periodically sampled and are not 100% tested.