

TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC


# TA8819F

## NTSC VIDEO CHROMA SIGNAL PROCESSOR SYNC PLAYBACK IC FOR LCD TV

TC8819F can be directly driven by battery because it operates on 3.3 to 7.5 V.  
Effect of fluctuations in supply voltage are minimized.  
Built-in automatic contrast limiter (ACL) utilizes LCD panel dynamic range, delivering clear image reproduction.

### FEATURES

- Video circuit block
  - Secondary differential sharpness adjustment (DC control)
  - Unicolor contrast control
- Chroma circuit block
  - 2-axis demodulation primary color output
- Sync playback circuit block
  - High-performance sync separation
  - Countdown oscillation frequency adjustment-free
  - Stable vertical sync performance even when synchronization fails




Weight : 0.63 g (Typ.)

980910EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.









BLOCK DIAGRAM









## PIN FUNCTIONS

PIN NUMBER	PIN NAME	FUNCTION
1	SYNC GND	Ground for sync playback circuit
2	$\overline{HD}$ OUT	Horizontal output pulse to controller (open collector)
3	$\overline{VD}$ OUT	Vertical output pulse to controller (open collector)
4	CP/ $\overline{LD}$ OUT	Sync pull-in signal output for selecting channel (open collector)
5	TINT	Tint adjustment pin
6	APC FILTER	Color subcarrier automatic control filter
7	$f_{SC}$ X	$f_{SC}$ resonator
8	V/C GND	Ground for video chroma circuit
9	COLOR	Color adjustment pin
10	R OUT	Primary color output pin (R)
11	G OUT	Primary color output pin (G)
12	B OUT	Primary color output pin (B)
13	$V_{REF}$ /ACL LEVEL	Reference voltage / ACL level adjustment
14	BRIGHTNESS	Brightness adjustment pin
15	CLAMP C	Video DC playback capacitor
16	KILLER FILTER	Color killer filter
17	ACL FILTER	ACL filter
18	CONTRAST	Contrast (unicolor) adjustment pin
19	YH IN	Input of video high-frequency components
20	SHARPNESS	Sharpness adjustment pin
21	Y IN	Video signal input pin
22	ACC FILTER	Chroma automatic amplitude control filter
23	CHROMA IN	Chroma signal input pin
24	$V_{CC}$	Power supply
25	SYNC IN	Video signal input pin for sync playback
26	AFC FILTER	Horizontal automatic frequency control filter
27	VRET INTEG	Vertical sync integral capacitor
28	$32f_H$ X	$32f_H$ resonator
29	PH1	$32f_H$ oscillation phase pin
30	PH2	$32f_H$ oscillation phase pin

PIN DESCRIPTION

PIN NUMBER	PIN NAME & FUNCTION	TYPICAL SIGNAL LEVEL	INTERNAL CIRCUIT
2	<p><math>\overline{HD}</math> OUT</p> <p>Horizontal drive pulse output</p>	<p>Saturated open collector output</p> <p>Maximum sink current 2 mA</p>  <p><math>V_{OH} = 5\text{ V}</math> (uses separate power supply)</p>	
3	<p><math>\overline{VD}</math> OUT</p> <p>Vertical drive pulse output</p>	<p>Saturated open collector output</p> <p>Maximum sink current 2 mA</p>  <p><math>V_{OH} = 5\text{ V}</math> (uses separate power supply)</p>	
4	<p>CP / <math>\overline{LD}</math></p> <p>Clamp pulse / signal output</p> <p>Pulse output</p>	<p>Saturated open collector output</p> <p>Maximum sink current 2 mA</p>  <p><math>V_{OH} = 5\text{ V}</math> (uses separate power supply)</p>	
5 9	<p>TINT</p> <p>Tint adjustment</p> <p>COLOR</p> <p>Color amplitude adjustment</p>	<p>Internal bias <math>V_{CC}/2</math></p> <p><math>V_{iH} \text{ max} = V_{CC}</math></p> <p><math>V_{iL} \text{ min} = \text{GND}</math></p>	
6	<p>APC DET</p> <p>APC filter connecting pin</p>	<p>Internal bias 2.5 V</p>	

PIN NUMBER	PIN NAME & FUNCTION	TYPICAL SIGNAL LEVEL	INTERNAL CIRCUIT
7	<p>f<sub>SC</sub> VXO</p> <p>f<sub>SC</sub> resonator connecting pin</p>	<p>Internal bias 2.5 V</p> <p>V<sub>OSC</sub> = 50 mV<sub>p-p</sub></p>	
10 11 12	<p>R-OUT</p> <p>G-OUT</p> <p>B-OUT</p> <p>Primary color output pins</p>	 <p>(when ACL used)</p> <p>(when ACL not used)</p>	
13	<p>V REF</p> <p>Constant voltage supply output pin</p>	<p>Internal bias 1.8 V</p>	
14	<p>BRIGHT</p> <p>Brightness adjustment control pin</p>	<p>V<sub>iH</sub> max V REF (= 1.8 V)</p> <p>V<sub>iL</sub> min GND</p>	
15	<p>CLAMP</p> <p>Clamp capacitor connecting pin</p>	<p>External capacitance 2.2 μF</p> <p>V<sub>OH</sub> = V REF (= 1.8 V)</p> <p>V<sub>OL</sub> = GND</p>	

PIN NUMBER	PIN NAME & FUNCTION	TYPICAL SIGNAL LEVEL	INTERNAL CIRCUIT
16	<p>KILLER</p> <p>Color killer filter connecting pin</p>	<p>External capacitance <math>0.018 \mu\text{F}</math></p> <p><math>V_{OH} = 3.3 \text{ V}</math></p> <p><math>V_{OL} = 2.6 \text{ V}</math></p>	
17	<p>ACL</p> <p>ACL sample-and-hold capacitor pin</p>	<p>Internal bias <math>0 \text{ V}</math></p>	
18	<p>CONTRAST</p> <p>Contrast (unicolor) adjustment control pin</p>	<p>Internal bias <math>(V_{CC}/2)</math></p> <p><math>V_{iH} = V_{CC}</math></p> <p><math>V_{iL} = \text{GND}</math></p>	
19	<p><math>Y_H \text{ IN}</math></p> <p>Brightness signal (secondary differential) input pin</p>	<p>Internal bias <math>(V_{CC}/2)</math></p> <p>Maximum input level <math>150 \text{ mV}_{p-p}</math></p>	
20	<p>SHARPNESS</p> <p>Sharpness adjustment control pin</p>	<p>Internal bias <math>(V_{CC}/2)</math></p> <p><math>V_{iH} = V_{CC}</math></p> <p><math>V_{iL} = \text{GND}</math></p>	

PIN NUMBER	PIN NAME & FUNCTION	TYPICAL SIGNAL LEVEL	INTERNAL CIRCUIT
21	Y <sub>IN</sub> Brightness signal input pin	Internal bias 2.5 V Maximum input level 1 V <sub>p-p</sub>	
22	ACC DET ACC sample-and-hold capacitor connecting pin	Permissible load current 0 V <sub>OL</sub> = GND Load capacitance 0.1 μF	
23	C IN Chroma signal input pin	Internal bias V <sub>CC</sub> Burst input 75 mV <sub>p-p</sub> Chroma input 225 mV <sub>p-p</sub>	
25	SYNC IN Composite sync signal input pin	Video signal 1 V <sub>p-p</sub> (sync signal 0.28 V <sub>p-p</sub> ) Internal bias 1.5 V	
26	AFC DET AFC filter connecting pin	Internal bias 1.5 V	

PIN NUMBER	PIN NAME & FUNCTION	TYPICAL SIGNAL LEVEL	INTERNAL CIRCUIT
27	VERT INT Vertical sync signal integral capacitor pin.	Internal bias 3.2 V Load capacitance 1 $\mu$ F	
28	32f <sub>H</sub> VXO 32f <sub>H</sub> phase shift signal input pin	Internal bias 2.1 V V <sub>OL</sub> = 2.5 V V <sub>OL</sub> = 1.8 V	
29	PS-1 32f <sub>H</sub> phase shift signal input pin 1	Internal bias 4.0 V (V <sub>CC</sub> )	
30	PS-2 32f <sub>H</sub> phase shift signal input pin 2	Further shifts phase of pin 29 signal and inputs.	

**MAXIMUM RATINGS (Ta = 25°C)**

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V <sub>CC</sub>	8	V
Power Dissipation	P <sub>D</sub> (Note)	890	mW
Power Dissipation Reduction Ratio	$\theta_{ja}$	7.2	mW/°C
Operating Temperature	T <sub>opr</sub>	-20~75	°C
Storage Temperature	T <sub>stg</sub>	-55~150	°C

**RECOMMENDED SUPPLY VOLTAGE**

PIN NUMBER	PIN NAME	MIN	TYP.	MAX	UNIT
24	V <sub>CC</sub>	3.3	5.0	7.5	V

ELECTRICAL CHARACTERISTICS (Unless otherwise specified,  $V_{CC} = 5\text{ V}$ ,  $T_a = 25^\circ\text{C}$ )

CHARACTERISTIC	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Quiescent Supply Current	$I_{CCQ}$	—		20	27	38	mA

## Video block

CHARACTERISTIC	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Pin 21 Input Impedance	$R_{i21}$	—	Note V-1	7	10	12.5	$k\Omega$
Pin 19 Input Impedance	$R_{i19}$	—	Note V-2	1.8	2.5	3.25	$k\Omega$
Brightness Adjustment Voltage	$V_{BR}$	—	Note V-3	0.7	0.84	0.98	V
Brightness Adjustment Sensitivity	$G_{BR}$	—	Note V-4	1.0	1.2	1.4	
Brightness Adjustment Range	$\Delta V_{BR}$	—	Note V-5	1.9	2.1	2.3	$V_{p-p}$
Minimum Linear Video Input	$V_{di\ 1}$	—	Note V-6	—	2.6	3.1	V
Maximum Linear Video Input	$V_{di\ 2}$	—	Note V-7	3.3	4	—	V
Video Input Dynamic Range	$V_{di}$	—	Note V-8	0.75	0.88	—	$V_{p-p}$
Minimum Contrast Output	$V_{do\ 1}$	—	Note V-9	—	0.2	0.4	V
Maximum Contrast Output	$V_{do\ 2}$	—	Note V-10	2.6	3.1	—	V
Secondary Differential Input Dynamic Range	$V_{dip}$	—	Note V-11	0.09	0.12	0.15	$V_{p-p}$
AC Gain	$G_V$	—	Note V-12	12	14	15.6	dB
Frequency Characteristic	$G_f$	—	Note V-13	1.8	2.5	—	MHz
Contrast Adjustment Voltage Range	$\Delta V_{ct}$	—	Note V-14	2.2	2.6	—	V
Contrast Adjustment Gain Range	$\Delta G_{ct}$	—	Note V-15	14	15	—	dB
Frequency Characteristic Change Due to Contrast Adjustment	$\Delta G_f$	—	Note V-16	-3	—	3	dB
Gain Change Amount at Minimum Sharpness Adjustment	$G_{p5MIN}$	—	Note V-17	14	—	—	dB
Gain Change Amount at Maximum Sharpness Adjustment	$G_{p5MAX}$	—	Note V-18	3	6	10	dB
Sharpness Adjustment Characteristic	$G_{p5O}$	—	Note V-19	-8	-4	0	dB
Pin 13 Output Voltage	$V_{ref}$	—	Note V-20	1.8	1.9	2.0	V
Pedestal Potential After ACL Adjustment	$A_{on/of}$	—	Note V-21	1.0	1.05	1.1	V
White Amplitude After ACL Adjustment	$A_H\ 1$	—	Note V-22	0.56	0.67	0.80	$V_{p-p}$
3-Axis Output DC Deviation (B / G)	$V_{of\ B/G}$	—	Note V-23	-200	—	200	mV

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
3-Axis Output DC Deviation (R/G)	$V_{of R/G}$	—	Note V-24	-200	—	200	mV
3-Axis AC Gain Deviation (B/G)	$\Delta G B/G$	—	Note V-25	-6	—	0.5	dB
3-Axis AC Gain Deviation (R/G)	$\Delta G R/G$	—	Note V-26	-6	—	0.5	dB


## Chroma block

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Pin 23 Input Resistance	Ri23	—	Note C-1	2.25	3.0	3.75	k $\Omega$
Color Difference Output (R-Y)	eR2	—	Note C-2	0.30	0.43	0.56	V <sub>p-p</sub>
Color Difference Output (G-Y)	eG2	—	Note C-3	0.12	0.18	0.24	V <sub>p-p</sub>
Color Difference Output (B-Y)	eB2	—	Note C-4	0.35	0.50	0.65	V <sub>p-p</sub>
Color Change Amount	eC	—	Note C-5	4	6	—	dB
Unicolor Change Amount	eU	—	Note C-6	14	15	—	dB
Tint Change Amount	$\theta_t$	—	Note C-7	80	100	130	°
Tint Center	$\theta_{tc}$	—	Note C-8	-15	—	5	°
Residual Color		—	Note C-9	—	—	-40	dB
Demodulation Relative Amplitude (R-Y/B-Y)	R/B	—	Note C-10	0.72	0.84	0.96	—
Demodulation Relative Amplitude (G-Y/B-Y)	G/B	—	Note C-11	0.27	0.34	0.41	—
Demodulation Relative Phase (R-Y/B-Y)	R-B	—	Note C-12	97	104	111	°
Demodulation Relative Phase (G-Y/B-Y)	G-B	—	Note C-13	225	240	250	°
Demodulation Output Residual Carrier	eCR	—	Note C-14	—	—	15	mV <sub>p-p</sub>
Killer Operation Input Level	eK	—	Note C-15	-58	-50	-44	dB
ACC Characteristic	ACC	—	Note C-16	24	30	—	dB
Control Sensitivity	$\beta_{fs}$	—	Note C-17	0.8	—	2.0	Hz / mV
APC Pull-In Range	fsp	—	Note C-18	±300	—	—	Hz
APC Hold Range	fsh	—	Note C-19	±300	—	—	Hz


Sync block

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Horizontal Output Pulse Width	PWHD	—	Note D-1	6.0	6.2	6.6	$\mu$ S
Horizontal Output Pulse Delay Time	T <sub>pdH</sub>	—	Note D-2	0.36	0.52	0.68	$\mu$ S
Horizontal Output Saturation Level	V <sub>oIH</sub>	—	Note D-3	—	0.2	0.4	V
Vertical Output Pulse Width	PWVD	—	Note D-4	—	26	26.5	H
Vertical Output Pulse Delay Time	T <sub>pdV</sub>	—	Note D-5	0.65	0.84	1.03	H
Horizontal Oscillation Frequency	f <sub>H</sub>	—	Note D-6	15655	15734	15813	Hz
Horizontal AFC Pull-In Range	$\Delta$ f <sub>pul</sub>	—	Note D-7	600	700	—	Hz
Horizontal AFC Hold Range	$\Delta$ f <sub>hol</sub>	—	Note D-8	600	700	—	Hz
Horizontal AFC Hold Limit Input	V <sub>inPM</sub>	—	Note D-9	—	—	-20	dB
Gate Pulse Width	PWGP	—	Note D-10	2.6	3.0	3.45	$\mu$ S
Gate Pulse Delay Time	T <sub>pdGP</sub>	—	Note D-11	0.65	0.90	1.15	$\mu$ S
Gate Pulse Generation Limit Input	V <sub>inGM</sub>	—	Note D-12	—	—	-17	dB
Vertical Sync Pull-In Range	f <sub>pv 1</sub>	—	Note D-13	—	—	228	H
	f <sub>pv 2</sub>	—	Note D-14	228	—	—	
Vertical Sync Hold Limit Input	V <sub>inVM</sub>	—	Note D-15	—	—	-15	dB

VD TIMING PULSE







V/C/S IC TEST CIRCUIT



- (\*1) : 3.58 MHz X'tal                      NR-18 (HC-49/U) (made by Nihon Denpa Kogyo Co, Ltd)
- (\*2) : 32-f<sub>H</sub> ceramic oscillator        CSB503F10                      (made by Murata Manufacturing, Co, Ltd)

PACKAGE DIMENSIONS  
SSOP30-P-375-1.00

Unit : mm



Weight : 0.63 g (Typ.)