

## 2SJ399


### Silicon P Channel MOS FET

#### Application

Low frequency power switching

#### Features

- Low on-resistance
- Small package
- Low drive current
- 4 V gate drive device can be driven from 5 V source
- Suitable for low signal load switch.



**Table 1 Absolute Maximum Ratings** (Ta = 25°C)

Item	Symbol	Ratings	Unit
Drain to source voltage	$V_{DSS}$	-30	V
Gate to source voltage	$V_{GSS}$	±20	V
Drain current	$I_D$	-0.2	A
Drain peak current	$I_{D(pulse)^*}$	-0.4	A
Body-drain diode reverse drain current	$I_{DR}$	-0.2	A
Channel dissipation	$P_{ch}^{**}$	150	mW
Channel temperature	$T_{ch}$	150	°C
Storage temperature	$T_{stg}$	-55 to +150	°C

\*  $PW \leq 100 \mu s$ , duty cycle  $\leq 10 \%$

\*\* Marking is "ZF-"

**Table 2 Electrical Characteristics** (Ta = 25°C)

Item	Symbol	Min	Typ	Max	Unit	Test conditions
Drain to source breakdown voltage	$V_{(BR)DSS}$	-30	—	—	V	$I_D = -100 \mu A, V_{GS} = 0$
Gate to source breakdown voltage	$V_{(BR)GSS}$	$\pm 20$	—	—	V	$I_G = \pm 100 \mu A, V_{DS} = 0$
Gate to source leak current	$I_{GSS}$	—	—	$\pm 2$	$\mu A$	$V_{GS} = \pm 16 V, V_{DS} = 0$
Zero gate voltage drain current	$I_{DSS}$	—	—	-1	$\mu A$	$V_{DS} = -30 V, V_{GS} = 0$
Gate to source cutoff voltage	$V_{GS(off)}$	-1.0	—	-2.0	V	$I_D = -10 \mu A, V_{DS} = -5 V$
Static drain to source on state resistance	$R_{DS(on)}$	—	2.7	7.5	$\Omega$	$I_D = -20 mA$ $V_{GS} = -4 V^*$
		—	2.0	7	$\Omega$	$I_D = -10 mA$ $V_{GS} = -10 V^*$
Input capacitance	$C_{iss}$	—	1.1	—	pF	$V_{DS} = -10 V$
Output capacitance	$C_{oss}$	—	22.3	—	pF	$V_{GS} = 0$
Reverse transfer capacitance	$C_{rss}$	—	0.17	—	pF	f = 1 MHz
Turn-on delay time	$t_{d(on)}$	—	530	—	ns	$I_D = -0.1 A$
Rise time	$t_r$	—	2170	—	ns	$V_{GS} = -10 V$
Turn-off delay time	$t_{d(off)}$	—	7640	—	ns	$R_L = 100 \Omega$
Fall time	$t_f$	—	7690	—	ns	PW = 5 $\mu s$

