

N-CHANNEL MOS FIELD EFFECT POWER TRANSISTOR

TOYOKO ELECTRONICS COMPANY TOKYO, JAPAN

2SK812

DESCRIPTION The 2SK812 is N-Channel MOS Field Effect Power Transistor designed for solenoid, motor and lamp driver.

- FEATURES**
- 4 V Gate Drive – Logic level –
 - Low $R_{DS(on)}$
 - No Secondary Breakdown
 - High Undamped Sustaining Energy

ABSOLUTE MAXIMUM RATINGS


Maximum Temperatures
 Storage Temperature -55 to +150 °C
 Channel Temperature 150 °C Maximum

Maximum Power Dissipation
 Total Power Dissipation ($T_c = 25\text{ °C}$) ... 1.5 W
 Total Power Dissipation ($T_c = 25\text{ °C}$) ... 60 W

Maximum Voltages and Currents ($T_c = 25\text{ °C}$)
 V_{DS} Drain to Source Voltage 60 V
 V_{GS} Gate to Source Voltage ±20 V
 $I_{D(DC)}$ Drain Current (DC)* ±27 A
 $I_{D(pulse)}$ Drain Current (pulse)** ±105 A

* $T_c = 25\text{ °C}$
 **PW ≤ 100 μs, Duty Cycle ≤ 2 %

PACKAGE DIMENSIONS
 (in millimeters (inches))



1. Gate
 2. Drain
 3. Source
 4. Fin (Drain)
- JED5C; TO-226AB

ELECTRICAL CHARACTERISTICS ($T_c = 25\text{ °C}$)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
$R_{DS(on)}$	Drain to Source On-State Resistance		0.08	0.085	Ω	$V_{GS} = 10\text{ V}, I_D = 15\text{ A}$
$R_{DS(on)}$	Drain to Source On-State Resistance		0.12	0.15	Ω	$V_{GS} = 4\text{ V}, I_D = 15\text{ A}$
V_{SD}	Body Diode Forward Voltage Drop		1.3		V	$I_{SD} = 27\text{ A}, V_{GS} = 0$
I_{DL}	Undamped Sustaining Energy			27	A	$V_{DS} = 30\text{ V}, V_{GS(off)} = 0$ $L \leq 100\text{ }\mu\text{H}, R_G \geq 100\text{ }\Omega$ Undamped, See Test Circuit 1
$V_{GS(off)}$	Gate to Source Cutoff Voltage	1.0		2.5	V	$V_{DS} = 10\text{ V}, I_D = 1\text{ mA}$
$ Y_{fs} $	Forward Transfer Admittance	8.0	12		S	$V_{DS} = 10\text{ V}, I_D = 15\text{ A}$
I_{DSS}	Drain Leakage Current			10	μA	$V_{DS} = 60\text{ V}, V_{GS} = 0$
I_{GSS}	Gate to Source Leakage Current			±100	nA	$V_{DS} = \pm 20\text{ V}, V_{GS} = 0$
C_{iss}	Input Capacitance		1300		pF	$V_{DS} = 10\text{ V}$
C_{oss}	Output Capacitance		520		pF	$V_{GS} = 0$
C_{rss}	Reverse Transfer Capacitance		130		pF	$f = 1\text{ MHz}$
$t_{d(on)}$	Turn-On Delay Time		10		ns	$I_D = 15\text{ A}, V_{DD} \approx 30\text{ V}$
t_r	Rise Time		10		ns	$V_{GS(on)} = 10\text{ V}$ $R_L = 2\text{ }\Omega$
$t_{d(off)}$	Turn-Off Delay Time		70		ns	$R_{DS} = 10\text{ }\Omega$
t_f	Fall Time		100		ns	See Test Circuit 2
Q_G	Total Gate Charge		28		nC	$V_{GS} = 10\text{ V}, I_D = 34\text{ A}$
Q_{GS}	Gate to Source Charge		22		nC	$V_{DD} = 40\text{ V}$
Q_{GD}	Gate to Drain Charge		6		nC	See Test Circuit 3