

## DM74ALS109A

### Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

#### General Description

The DM74ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J,  $\bar{K}$ , clock, clear and preset inputs, and also complementary Q and  $\bar{Q}$  outputs.

Information at input J or  $\bar{K}$  is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the J,  $\bar{K}$  input signal has no effect.


Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of low level signal.

The J- $\bar{K}$  design allows operation as a D flip-flop by tying the J and  $\bar{K}$  inputs together.

#### Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and  $V_{CC}$  range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over LS109 at approximately half the power

#### Connection Diagram



Order Number DM74ALS109AM or DM74ALS109AN  
See Package Number M16A or N16A

## Function Table

Inputs					Outputs	
$\overline{\text{PR}}$	$\overline{\text{CLR}}$	$\text{CK}$	$\text{J}$	$\overline{\text{K}}$	$\text{Q}$	$\overline{\text{Q}}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H (Note 1)	H (Note 1)
H	H	↑	L	L	L	H
H	H	↑	H	L	TOGGLE	
H	H	↑	L	H	$\text{Q}_0$	$\overline{\text{Q}}_0$
H	H	↑	H	H	H	L
H	H	L	X	X	$\text{Q}_0$	$\overline{\text{Q}}_0$

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition,  $\text{Q}_0$  = Previous Condition of Q

**Note 1:** This condition is nonstable; it will not persist when present and clear inputs return to their inactive (high) level. The output levels in this condition are not guaranteed to meet the  $V_{OH}$  specification.

## Absolute Maximum Ratings (Note 2)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
DM74ALS	

Storage Temperature Range -65°C to +150°C

Typical $\theta_{JA}$	
N Package	82.5°C/W
M Package	111.5°C/W

## Recommended Operating Conditions

Symbol	Parameter	DM74ALS109A			Units
		Min	Nom	Max	
$V_{CC}$	Supply Voltage	4.5	5	5.5	V
$V_{IH}$	High Level Input Voltage	2			V
$V_{IL}$	Low Level Input Voltage			0.8	V
$I_{OH}$	High Level Output Current			-0.4	mA
$I_{OL}$	Low Level Output Current			8	mA
$f_{CLK}$	Clock Frequency	0		34	MHz
$t_{w(CLK)}$	Pulse Width	Clock High	14.5		ns
		Clock Low	14.5		ns
$t_w$	Pulse Width (Note 3)	Pres̄et and Cleār	15		ns
$t_{SU}$	Data Setup Time (Note 3)	J or $\bar{K}$	15 $\uparrow$		ns
		PRE or CLR inactive	10 $\uparrow$		
$t_H$	Data Hold Time		0 $\uparrow$		ns
$T_A$	Free Air Operating Temperature	0		70	°C

**Note 2:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 3:** The ( $\uparrow$ ) arrow indicates the positive edge of the Clock is used for reference.

## Electrical Characteristics

over recommended operating free-air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$V_{IK}$	Input Clamp Voltage	$V_{CC} = 4.5V$ , $I_I = -18 mA$			-1.5	V
$V_{OH}$	High Level Output Voltage	$I_{OH} = -400 \mu A$ $V_{CC} = 4.5V$ to $5.5V$	$V_{CC} - 2$			V
$V_{OL}$	Low Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$ 54/74ALS $I_{OL} = 4 mA$		0.25	0.4	V
		74ALS $I_{OL} = 8 mA$		0.35	0.5	V
$I_I$	Input Current at Max Input Voltage	$V_{CC} = 5.5V$ , $V_{IH} = 7V$	Clock, J, $\bar{K}$		0.1	mA
			Pres̄et, Cleār		0.2	
$I_{IH}$	High Level Input Current	$V_{CC} = 5.5V$ , $V_{IH} = 2.7V$	Clock, J, $\bar{K}$		20	$\mu A$
			Pres̄et, Cleār		40	
$I_{IL}$	Low Level Input Current	$V_{CC} = 5.5V$ , $V_{IL} = 0.4V$	Clock, J, $\bar{K}$		-0.2	mA
			Pres̄et, Cleār		-0.4	
$I_O$ (Note 5)	Output Drive Current	$V_{CC} = 5.5V$ , $V_O = 2.25V$	-30		-112	mA
$I_{CC}$	Supply Current	$V_{CC} = 5.5V$ (Note 4)		2.4	4	mA

**Note 4:**  $I_{CC}$  is measured with J,  $\bar{K}$ , CLK and PRESET grounded, then with J,  $\bar{K}$ , CLK and CLEAR grounded.

**Note 5:** The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current,  $I_{OS}$ .


## Switching Characteristics

over recommended operating free air temperature range (Note 6)

Symbol	Parameter	Conditions	From	To	DM74ALS109A		Units
					Min	Max	
$f_{MAX}$	Maximum Clock Frequency	$V_{CC} = 4.5V$ to $5.5V$			34		MHz
$t_{PLH}$	Propagation Delay Time Low to High Level Output	$R_L = 500\Omega$ $C_L = 50$ pF	$\overline{Preset}$ or $\overline{Clear}$	Q or $\overline{Q}$	3	13	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output		$\overline{Preset}$ or $\overline{Clear}$	Q or $\overline{Q}$	5	15	ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output		Clock	Q or $\overline{Q}$	5	16	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output		Clock	Q or $\overline{Q}$	5	18	ns



**Note 6:** See Section 1 for test waveforms and output load.

## Logic Diagram




DS006196-2

**Physical Dimensions** inches (millimeters) unless otherwise noted



**S.O. Package (M)**  
**Order Number DM74ALS109AM**  
**Package Number M16A**



**Molded Dual-In-Line Package (N)**  
**Order Number DM74ALS109AN**  
**Package Number N16A**

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**Fairchild Semiconductor Corporation Americas**  
Customer Response Center  
Tel: 1-888-522-5372

**Fairchild Semiconductor Europe**  
Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 8 141-35-0  
English Tel: +44 (0) 1 793-85-68-56  
Italy Tel: +39 (0) 2 57 5631

**Fairchild Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: +852 2737-7200  
Fax: +852 2314-0061

**National Semiconductor Japan Ltd.**  
Tel: 81-3-5620-6175  
Fax: 81-3-5620-6179

[www.fairchildsemi.com](http://www.fairchildsemi.com)