

## DM74LS194A 4-Bit Bidirectional Universal Shift Register

### General Description

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

- Parallel (broadside) load
- Shift right (in the direction  $Q_A$  toward  $Q_D$ )
- Shift left (in the direction  $Q_D$  toward  $Q_A$ )
- Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs,  $S_0$  and  $S_1$ , HIGH. The data is loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when  $S_0$  is HIGH and  $S_1$  is LOW. Serial data for this mode is entered at the shift-right data input. When  $S_0$  is LOW and  $S_1$  is HIGH, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are LOW.

### Features


- Parallel inputs and outputs
- Four operating modes:
  - Synchronous parallel load
  - Right shift
  - Left shift
  - Do nothing
- Positive edge-triggered clocking
- Direct overriding clear

### Ordering Code:

| Order Number | Package Number | Package Description   |
|--------------|----------------|---|
| DM74LS194AM  | M16A           | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow |
| DM74LS194AN  | N16E           | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide       |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Connection Diagram




### Function Table

| Clear | Mode |       | Clock | Inputs |   |          |   | Outputs        |                |                 |                 |                 |                 |
|-------|------|-------|-------|--------|---|----------|---|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
|       |      |       |       | Serial |   | Parallel |   | Q <sub>A</sub> | Q <sub>B</sub> | Q <sub>C</sub>  | Q <sub>D</sub>  |                 |                 |
|       | Left | Right |       | A      | B | C        | D |                |                |                 |                 |                 |                 |
| L     | X    | X     | X     | X      | X | X        | X | X              | X              | L               | L               | L               | L               |
| H     | X    | X     | L     | X      | X | X        | X | X              | X              | Q <sub>A0</sub> | Q <sub>B0</sub> | Q <sub>C0</sub> | Q <sub>D0</sub> |
| H     | H    | H     | ↑     | X      | X | a        | b | c              | d              | a               | b               | c               | d               |
| H     | L    | H     | ↑     | X      | H | X        | X | X              | X              | H               | Q <sub>An</sub> | Q <sub>Bn</sub> | Q <sub>Cn</sub> |
| H     | L    | H     | ↑     | X      | L | X        | X | X              | X              | L               | Q <sub>An</sub> | Q <sub>Bn</sub> | Q <sub>Cn</sub> |
| H     | H    | L     | ↑     | H      | X | X        | X | X              | X              | Q <sub>Bn</sub> | Q <sub>Cn</sub> | Q <sub>Dn</sub> | H               |
| H     | H    | L     | ↑     | L      | X | X        | X | X              | X              | Q <sub>Bn</sub> | Q <sub>Cn</sub> | Q <sub>Dn</sub> | L               |
| H     | L    | L     | X     | X      | X | X        | X | X              | X              | Q <sub>A0</sub> | Q <sub>B0</sub> | Q <sub>C0</sub> | Q <sub>D0</sub> |

H = HIGH Level (steady state)  
 L = LOW Level (steady state)  
 X = Don't Care (any input, including transitions)  
 ↑ = Transition from LOW-to-HIGH level  
 a, b, c, d = The level of steady state input at inputs A, B, C or D, respectively.  
 Q<sub>A0</sub>, Q<sub>B0</sub>, Q<sub>C0</sub>, Q<sub>D0</sub> = The level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively, before the indicated steady state input conditions were established.  
 Q<sub>An</sub>, Q<sub>Bn</sub>, Q<sub>Cn</sub>, Q<sub>Dn</sub> = The level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, respectively, before the most-recent ↑ transition of the clock.

### Logic Diagram



**Absolute Maximum Ratings**(Note 1)

|                                      |                 |
|--------------------------------------|-----------------|
| Supply Voltage                       | 7V              |
| Input Voltage                        | 7V              |
| Operating Free Air Temperature Range | 0°C to +70°C    |
| Storage Temperature Range            | -65°C to +150°C |

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Recommended Operating Conditions**

| Symbol           | Parameter                      | Min   | Nom | Max  | Units |
|------------------|--------------------------------|-------|-----|------|-------|
| V <sub>CC</sub>  | Supply Voltage                 | 4.75  | 5   | 5.25 | V     |
| V <sub>IH</sub>  | HIGH Level Input Voltage       | 2     |     |      | V     |
| V <sub>IL</sub>  | LOW Level Input Voltage        |       |     | 0.8  | V     |
| I <sub>OH</sub>  | HIGH Level Output Current      |       |     | -0.4 | mA    |
| I <sub>OL</sub>  | LOW Level Output Current       |       |     | 8    | mA    |
| f <sub>CLK</sub> | Clock Frequency (Note 2)       | 0     |     | 25   | MHz   |
|                  | Clock Frequency (Note 3)       | 0     |     | 20   |       |
| t <sub>w</sub>   | Pulse Width (Note 4)           | Clock | 20  |      | ns    |
|                  |                                | Clear | 20  |      |       |
| t <sub>SU</sub>  | Setup Time (Note 4)            | Mode  | 30  |      | ns    |
|                  |                                | Data  | 20  |      |       |
| t <sub>H</sub>   | Hold Time (Note 4)             | 0     |     |      | ns    |
| t <sub>REL</sub> | Clear Release Time (Note 4)    | 25    |     |      | ns    |
| T <sub>A</sub>   | Free Air Operating Temperature | 0     |     | 70   | °C    |

**Note 2:** C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

**Note 3:** C<sub>L</sub> = 50 pF, R<sub>L</sub> = 2 kΩ, T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

**Note 4:** T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

**Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

| Symbol          | Parameter                         | Conditions                                     | Min | Typ (Note 5) | Max  | Units |
|-----------------|-----------------------------------|--|-----|--------------|------|-------|
| V <sub>I</sub>  | Input Clamp Voltage               | V <sub>CC</sub> = Min, I <sub>I</sub> = -18 mA |     |              | -1.5 | V     |
| V <sub>OH</sub> | HIGH Level Output Voltage         | V <sub>CC</sub> = Min, I <sub>OH</sub> = Max   | 2.7 | 3.4          |      | V     |
|                 |                                   | V <sub>IL</sub> = Max, V <sub>IH</sub> = Min   |     |              |      |       |
| V <sub>OL</sub> | LOW Level Output Voltage          | V <sub>CC</sub> = Min, I <sub>OL</sub> = Max   |     | 0.35         | 0.5  | V     |
|                 |                                   | V <sub>IL</sub> = Max, V <sub>IH</sub> = Min   |     |              |      |       |
|                 |                                   | I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min  |     |              |      |       |
| I <sub>I</sub>  | Input Current @ Max Input Voltage | V <sub>CC</sub> = Max, V <sub>I</sub> = 7V     |     |              | 0.1  | mA    |
| I <sub>IH</sub> | HIGH Level Input Current          | V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V   |     |              | 20   | μA    |
| I <sub>IL</sub> | LOW Level Input Current           | V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V   |     |              | -0.4 | mA    |
| I <sub>OS</sub> | Short Circuit Output Current      | V <sub>CC</sub> = Max (Note 6)                 | -20 |              | -100 | mA    |
| I <sub>CC</sub> | Supply Current                    | V <sub>CC</sub> = Max (Note 7)                 |     | 15           | 23   | mA    |

**Note 5:** All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

**Note 6:** Not more than one output should be shorted at a time, and the duration should not exceed one second.

**Note 7:** With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, I<sub>CC</sub> is tested with momentary ground, then 4.5V applied to CLOCK.

## Switching Characteristics

at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$

| Symbol    | Parameter  | From (Input)<br>To (Output) | $C_L = 50 \text{ pF}, R_L = 2 \text{ k}\Omega$ |     | Units |
|-----------|--|-----------------------------|--|-----|-------|
|           |  |                             | Min  | Max |       |
| $f_{MAX}$ | Maximum Clock Frequency                            |                             | 20   |     | MHz   |
| $t_{PLH}$ | Propagation Delay Time<br>LOW-to-HIGH Level Output | Clock to Any Q              |  | 26  | ns    |
| $t_{PHL}$ | Propagation Delay Time<br>HIGH-to-LOW Level Output | Clock to Any Q              |  | 35  | ns    |
| $t_{PHL}$ | Propagation Delay Time<br>HIGH-to-LOW Output       | Clear to Any Q              |  | 38  | ns    |


**Note 8:** All typicals are at  $V_{CC} = 5V, T_A = 25^\circ C$ .

**Note 9:** Not more than one output should be shorted at a time, and the duration should not exceed one second.


**Note 10:** With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs,  $I_{CC}$  is tested with momentary ground, then 4.5V applied to CLOCK.

## Timing Diagram


Typical Clear, Load, Right-Shift, Left-Shift, Inhibit, and Clear Sequences



**Physical Dimensions** inches (millimeters) unless otherwise noted



**16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
Package Number M16A**



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)