

FAN5091

Two Slice Interleaved Synchronous Buck Converter

Features

- Programmable output from 1.10V to 1.85V in 25mV steps using an integrated 5-bit DAC
- Two interleaved synchronous slices for maximum performance
- Built-in current sharing between slices
- Remote sense
- Programmable Active Droop™
- Programmable frequency from 200KHz to 2MHz
- Adaptive delay gate switching
- Integrated high-current gate drivers
- Integrated Power Good, OV, UV, Enable/Soft Start functions
- Drives N-channel MOSFETs
- Operation optimized for both 5V and 12V operation
- High efficiency mode at light load
- Overcurrent protection using MOSFET sensing
- 24 pin TSSOP package

Applications


- Power supply for Pentium® III
- Power supply for K7®
- VRM for Pentium III processor
- Programmable step-down power supply

Description


The FAN5091 is a synchronous multi-slice DC-DC controller IC which provides a highly accurate, programmable output voltage for all high-performance processors. Two interleaved synchronous buck regulator slices with built-in current sharing operate 180° out of phase to provide the fast transient response needed to satisfy high current applications while minimizing external components. The FAN5091 features remote voltage sensing, and Programmable Active Droop™ for optimal converter transient response with minimum output capacitance. It has integrated high-current gate drivers, with adaptive delay gate switching, eliminating the need for external drive devices. The FAN5091 uses a 5-bit D/A converter to program the output voltage from 1.10V to 1.85V in 25mV steps with an accuracy of 1%. The FAN5091 uses a high level of integration to deliver load currents in excess of 50A from either a 5V or 12V source with minimal external circuitry. The FAN5091 also offers integrated functions including Power Good, Output Enable/Soft Start, under-voltage lockout, over-voltage protection, and adjustable current limiting with independent current sense on each slice. It is available in a 24 pin TSSOP package.

Advanced Specification

Block Diagram



Pin Assignments



Pin Definitions

Pin Number	Pin Name	Pin Function Description
1	ENABLE/SS	Output Enable/Softstart. A logic LOW on this pin will disable the output. An internal current source allows for open collector control. This pin also doubles as soft start.
2	ILIM	Current Limit. A resistor from this pin to ground sets the over current trip level.
3	DROOP/E*	Droop Control/Energy Star Mode Control. A resistor from this pin to ground sets the amount of droop by controlling the gain of the current sense amplifier. When this pin is pulled high to +12V, the slice B drivers are turned off for Energy-star operation.
4	RT	Frequency Set. A resistor from this pin to ground sets the switching frequency.
5	VFB	Voltage Feedback. Connect to the desired regulation point at the output of the converter.
6	AGND	Analog Ground. Return path for low power analog circuitry. This pin should be connected to a low impedance system ground plane to minimize ground loops.
7	BYPASS	7.5V Rail. Bypass this pin with a 0.1 μ F ceramic capacitor to AGND.
8	LDRVB	Low Side FET Driver for B. Connect this pin to the gate of an N-channel MOSFET for synchronous operation. The trace from this pin to the MOSFET gate should be <0.5".
9	PGNDB	Power Ground B. Return pin for high currents flowing in low-side MOSFET. Connect directly to low-side MOSFET source.
10	SWB	High side driver source and low side driver drain switching node B. Gate drive return for high side MOSFET, and negative input for low-side MOSFET current sense.
11	HDRVB	High Side FET Driver B. Connect this pin to the gate of an N-channel MOSFET. The trace from this pin to the MOSFET gate should be <0.5".
12	BOOTB	Bootstrap B. Input supply for high-side MOSFET.
13	BOOTA	Bootstrap A. Input supply for high-side MOSFET.
14	HDRVA	High Side FET Driver A. Connect this pin to the gate of an N-channel MOSFET. The trace from this pin to the MOSFET gate should be <0.5".
15	SWA	High side driver source and low side driver drain switching node A. Gate drive return for high side MOSFET, and negative input for low-side MOSFET current sense.

Pin Number	Pin Name	Pin Function Description
16	PGNDA	Power Ground A. Return pin for high currents flowing in low-side MOSFET. Connect directly to low-side MOSFET source.
17	LDRVA	Low Side FET Driver for A. Connect this pin to the gate of an N-channel MOSFET for synchronous operation. The trace from this pin to the MOSFET gate should be <0.5".
18	VCC	VCC. Internal IC supply. Connect to system 12V supply, and decouple with a 0.1 μ F ceramic capacitor.
19	PWRGD	Power Good Flag. An open collector output that will be logic LOW if the output voltage is not within +/-10% of the nominal output voltage setpoint.
20-24	VID0-4	Voltage Identification Code Inputs. These open collector/TTL compatible inputs will program the output voltage over the ranges specified in Table 1. Pull-up resistors are internal to the controller.

Absolute Maximum Ratings

Parameter	Min.	Typ.	Max.	Unit
Supply Voltage VCC			15	V
Supply Voltages BOOTA, BOOTB			30	V
Voltage Identification Code Inputs, VID0-VID4			6	V
VFB, ENABLE/SS, PWRGD			6	V
SWA, SWB	-5		15	V
PGNDA, PGNDB to AGND	-0.5		0.5	V
Gate Drive Current, peak pulse		3		A
Junction Temperature, T _J	-55		150	°C
Storage Temperature	-65		150	°C
Lead Soldering Temperature, 10 seconds		300		°C
Power Dissipation, P _D		950		mW
Thermal Resistance Junction-to-Case, θ_{JC}				
SOIC		24		°C/W
TSSOP		13		°C/W

Recommended Operating Conditions

Parameter	Conditions	Min.	Typ.	Max.	Units
Output Driver Supply, VCCP		10.8	12	13.2	V
Input Logic HIGH		2.0			V
Input Logic LOW				0.8	V
Ambient Operating Temperature		0		70	°C

Electrical Specifications

($V_{CC} = 12V$, $V_{OUT} = 1.500V$, and $T_A = +25^\circ C$ using circuit in Figure 1, unless otherwise noted.)

The • denotes specifications which apply over the full operating temperature range.

Parameter	Conditions		Min.	Typ.	Max.	Units
Output Voltage	See Table I	•	1.100		1.850	V
Output Current				50		A
Initial Voltage Setpoint	$I_{LOAD} = 0.8A$		1.485	1.500	1.515	V
Output Temperature Drift	$T_A = 0$ to $70^\circ C$			+2		mV
Line Regulation	$V_{IN} = 11.4V$ to $12.6V$	•		+130		μV
Droop ³	$I_{LOAD} = 0.8A$ to I_{max}		-90	-100	-110	mV
Programmable Droop Range			-10		0	% V_{out}
Total Output Variation, Steady State ¹	$I_{LOAD} = 0.8A$ to I_{max}	•	1.430		1.570	V
Total Output Variation, Transient ²	$I_{LOAD} = 0.8A$ to I_{max}	•	1.430		1.570	V
Upper Drive Low Voltage	$V_{HDRV} - V_{SW}$ at $I_{sink} = 3A$			0.2		V
Upper Drive High Voltage	$V_{BOOT} - V_{HDRV}$ at $I_{source} = 3A$			0.5		V
Lower Drive Low Voltage	$I_{sink} = 3A$			0.2		V
Lower Drive High Voltage	$V_{CC} - V_{LDRV}$ at $I_{source} = 2A$			0.5		V
Output Driver Rise & Fall Time	See Figure 3				20	nsec
Current Mismatch	$R_{DS,on} (A) = R_{DS,on} (B)$			5		%
Short Circuit Detect Current		•	45	50	55	μA
Output Overvoltage Detect		•	2.1		2.3	V
Efficiency	$I_{LOAD} = I_{max}$ $I_{LOAD} = 2A$			85 70		%
Oscillator Frequency	$R_T = 41.2K\Omega$	•	450	600	750	KHz
Oscillator Range	$R_T = 125K\Omega$ to $12.5 K\Omega$		200		2000	KHz
Maximum Duty Cycle	$R_T = 125 K\Omega$			90		%
Minimum LDRV on-time	$R_T = 12.5K\Omega$			150		nsec
Input LOW current, VID pins	$V_{VID} = 0.4V$				50	μA
Soft Start Current				10		μA
Enable Threshold	ON OFF		0.8		1.7	V
BYPASS Voltage	$0 \leq I_{BYPASS} \leq 1mA$		7.125	7.5	7.875	V
BYPASS Current					1	mA
BYPASS Capacitor			10			nF
PWRGD Threshold	Logic LOW, minimum Logic LOW, maximum	• •	88 108	90 110	92 112	% V_{out}
PWRGD Output Voltage	$I_{sink} = 4mA$				0.4	V
PWRGD Delay	High \rightarrow Low			1		msec
12V UVLO		•	8.5	9.5	10.5	V
UVLO Hysteresis				0.5		V
12V Supply Current	HDRV and LDRV Open			5		mA

Notes:

1. Steady State Voltage Regulation includes Initial Voltage Setpoint, Output Ripple and Output Temperature Drift and is measured at the converter's VFB sense point.
2. As measured at the converter's VFB sense point. For motherboard applications, the PCB layout should exhibit no more than 0.5mΩ trace resistance between the converter's output capacitors and the CPU. Remote sensing should be used for optimal performance.
3. Using the VFB pin for remote sensing of the converter's output at the load, the converter will be in compliance with Intel's VRM 9.0 specification of +70, -70mV.

Table 1. Output Voltage Programming Codes






VID4	VID3	VID2	VID1	VID0	V _{OUT} to CPU
1	1	1	1	1	OFF
1	1	1	1	0	1.100V
1	1	1	0	1	1.125V
1	1	1	0	0	1.150V
1	1	0	1	1	1.175V
1	1	0	1	0	1.200V
1	1	0	0	1	1.225V
1	1	0	0	0	1.250V
1	0	1	1	1	1.275V
1	0	1	1	0	1.300V
1	0	1	0	1	1.325V
1	0	1	0	0	1.350V
1	0	0	1	1	1.375V
1	0	0	1	0	1.400V
1	0	0	0	1	1.425V
1	0	0	0	0	1.450V
0	1	1	1	1	1.475V
0	1	1	1	0	1.500V
0	1	1	0	1	1.525V
0	1	1	0	0	1.550V
0	1	0	1	1	1.575V
0	1	0	1	0	1.600V
0	1	0	0	1	1.625V
0	1	0	0	0	1.650V
0	0	1	1	1	1.675V
0	0	1	1	0	1.700V
0	0	1	0	1	1.725V
0	0	1	0	0	1.750V
0	0	0	1	1	1.775V
0	0	0	1	0	1.800V
0	0	0	0	1	1.825V
0	0	0	0	0	1.850V

Note:






1. 0 = processor pin is tied to GND.
1 = processor pin is open.

Typical Operating Characteristics



(VCC = 12V, and TA = +25°C using circuit in Figure 1, unless otherwise noted.)



Typical Operating Characteristics (continued)



Typical Operating Characteristics (continued)



Advanced Specification

Application Circuit




Figure 1. Application Circuit for +12V Power, 50A Low Frequency Application (300 MHz each slice)

Table 2. FAN5091 Application Bill of Materials for Figure 1

Reference	Manufacturer Part #	Quantity	Description	Requirements/Comments
C1-5	Panasonic ECU-V1H104ZFX	5	100nF, 50V Capacitor	
CIN	Rubycon 16ZL1000M	3	1000 μ F, 16V Electrolytic	IRMS = 3.8A @ 65°C
COUT	Rubycon 6.3ZL1500M	8	1500 μ F, 6.3V Electrolytic	ESR \leq 23m Ω
D1-2	Fairchild MBR0520	2	0.5A, 20V Schottky Diode	
D3-4	Fairchild MBR1635	2	16A, 35V Schottky Diode	
L1	Any	Optional	1.3 μ H, 8A Inductor	DCR ~ 6m Ω See Note 1.
L2-3	Any	2	1.0 μ H, 25A Inductor	DCR ~ 1.5m Ω
Q1-6	Fairchild FDP6670AL	6	N-Channel MOSFET (TO-220)	RDS(ON) = 9m Ω @ VGS = 4.5V See Note 2.
R1-2	Any	2	10K Ω	
R3	Any	1	12.4K Ω	
R4	Any	1	41.2K Ω	
R5, R7-8, R10-11	Any	5	10 Ω	
R6, R9	Any	2	4.7 Ω	
U1	Fairchild FAN5091M	1	DC/DC Controller	

Notes:

1. Inductor L1 is recommended to isolate the 12V input supply from noise generated by the MOSFET switching, and to comply with Intel di/dt requirements. L1 may be omitted if desired.
2. For designs using the TO-220 MOSFETs, heatsinks with thermal resistance $\Theta_{SA} < 20^{\circ}\text{C/W}$ should be used. For details and a spreadsheet on MOSFET selections, refer to Applications Bulletin AB-8.

*Output capacitance requirements depend critically on layout and processor type. Consult Application Bulletin AB-14 for details. See the Appendix to this datasheet for the method of calculation of these components. Pin 5 must be used to remote sense the voltage at the processor to achieve the specified performance.




Figure 2. Application Circuit for +5V Power, 40A High Frequency Application (1MHz each slice)

Table 3. FAN5091 Application Bill of Materials for Figure 2

Reference	Manufacturer Part #	Quantity	Description	Requirements/Comments
C1-6	Panasonic ECU-V1H104ZFX	6	100nF, 50V Capacitor	
CIN	TBD	TBD	1500 μ F, 6.3V Electrolytic	IRMS = 3.8A @ 65°C
COU	TBD	TBD	1500 μ F, 6.3V Electrolytic	ESR \leq 23m Ω
D1-2	Fairchild MBR0520	2	0.5A, 20V Schottky Diode	
D3-4	Fairchild MBR2535CT	2	25A, 35V Schottky Diode	
L1	Any	Optional	1.3 μ H, 15A Inductor	DCR \sim 4m Ω See Note 1.
L2-3	Any	2	1.3 μ H, 20A Inductor	DCR \sim 1.5m Ω
Q1-6	Fairchild FDP6670AL	6	N-Channel MOSFET (TO-220)	RDS(ON) = 9m Ω @ VGS = 4.5V See Note 2.
R1-2	Any	2	10K Ω	
R3	Any	1	82.5K Ω	
R4	Any	1	12.4K Ω	
R5, R7-8, R10-12	Any	6	10 Ω	
R6, R9	Any	2	4.7 Ω	
U1	Fairchild FAN5091M	1	DC/DC Controller	

Notes:

- Inductor L1 is recommended to isolate the 5V input supply from noise generated by the MOSFET switching, and to comply with Intel di/dt requirements. L1 may be omitted if desired.
- For designs using the TO-220 MOSFETs, heatsinks with thermal resistance $\theta_{SA} < 20^\circ\text{C/W}$ should be used. For designs using the TO-263 MOSFETs, adequate copper area should be used. For details and a spreadsheet on MOSFET selections, refer to Applications Bulletin AB-8.


Test Parameters

Figure 3. Output Drive Timing Diagram

Application Information

Operation

The FAN5091 Controller

The FAN5091 is a programmable synchronous multi-slice DC-DC controller IC. When designed around the appropriate external components, the FAN5091 can be configured to deliver more than 50A of output current, as appropriate for the new generation of high-current processors. The FAN5091 functions as a fixed frequency PWM step down regulator.

Main Control Loop

Refer to the FAN5091 Block Diagram on page 1. The FAN5091 consists of two interleaved synchronous buck converters, implemented with summing-mode control. Each slice has its own current feedback, and there is a common voltage feedback.

The two buck converters controlled by the FAN5091 are interleaved, that is, they run 180° out of phase with each other. This minimizes the RMS input ripple current, minimizing the number of input capacitors required.

The FAN5091 implements “summing mode control”, which is different from both classical voltage-mode and current-mode control. It provides superior performance to either by allowing a large converter bandwidth over a wide range of output loads and external components.

The control loop of the regulator contains two main sections: the analog control block and the digital control block. The analog section consists of signal conditioning amplifiers feeding into a comparator which provides the input to the digital control block. The signal conditioning section accepts inputs from a current sensor and a voltage sensor, with the voltage sensor being common to both slices, and the current sensor separate for each. The voltage sensor amplifies the difference between the VFB signal and the reference voltage from the DAC and presents the output to each of the two comparators. The current control path for each slice takes the difference between its PGND and SW pins when the low-side MOSFET is on, reproducing the voltage across the MOSFET and thus the input current; it presents the resulting signal to the same input of its summing amplifier, adding its signal to the voltage amplifier’s with a certain gain. These two signals are thus summed together. This sum is then presented to a comparator looking at the oscillator ramp, which provides the main PWM control signal to the digital control block. The oscillator ramps are 180° out of phase with each other, so that the two slices are on alternately.

The digital control block takes the analog comparator input to provide the appropriate pulses to the HDRV and LDRV output pins for each slice. These outputs control the external power MOSFETs.

Remote Voltage Sense

The FAN5091 has true remote voltage sense capability, eliminating errors due to trace resistance. To utilize remote sense, the VFB and AGND pins should be connected as a Kelvin trace pair to the point of regulation, such as the processor pins. The converter will maintain the voltage in regulation at that point.

High Current Output Drivers

The FAN5091 contains four high current output drivers that utilize MOSFETs in a push-pull configuration. The drivers for the high-side MOSFETs use the BOOT pin for input power and the SW pin for return. The drivers for the low-side MOSFETs use the VCC pin for input power and the PGND pin for return. Typically, the BOOT pin will use a charge pump to generate the drive voltage, as shown in Figures 1 and 2; this provides 12V to drive the high-side gate. A +5V system could use 12V directly on the BOOT pins, but then the high-side gate will only be driven with 7V, increasing losses. Note that the BOOT and VCC pins are separated from the chip’s power and ground, BYPASS and AGND, for switching noise immunity.

Adaptive Delay Gate Drive

The FAN5091 embodies an advanced design that ensures minimum MOSFET transition times while eliminating shoot-through current. It senses the state of the MOSFETs and adjusts the gate drive adaptively to ensure that they are never on simultaneously. When the high-side MOSFET turns off, the voltage on its source begins to fall. When the voltage there reaches approximately 2.5V, the low-side MOSFETs gate drive is applied with approximately 50nsec delay. When the low-side MOSFET turns off, the voltage at the LDRV pin is sensed. When it drops below approximately 2V, the high-side MOSFET’s gate drive is applied.

Maximum Duty Cycle

In order to ensure that the current-sensing and charge-pumping work, the RC5091 guarantees that the low-side MOSFET will be on a certain portion of each period. For low frequencies, this occurs as a maximum duty cycle of approximately 90%. Thus at 200KHz, with a period of 5µsec, the low-side will be on at least 5µsec * 10% = 500nsec. At high frequencies, this time might fall so low as to be ineffective. The RC5091 guarantees a minimum low-side on-time of approximately 150nsec, regardless of what duty cycle this corresponds to.

Current Sensing

The FAN5091 has two independent current sensors, one for each slice. Current sensing is accomplished by measuring the source-to-drain voltage of the low-side MOSFET during its on-time. Each slice has its own power ground pin, to permit the slices to be placed in different locations without affecting measurement accuracy. For best results, it is important to

connect the PGND and SW pins for each slice as a Kelvin trace pair directly to the source and drain, respectively, of the appropriate low-side MOSFET.

Current Sharing

The two independent current sensors of the FAN5091 operate with their independent current control loops to guarantee that the two slices each deliver half of the total output current. The only mismatch between the two slices occurs if there is a mismatch between the $R_{DS,on}$ of the low-side MOSFETs.

Short Circuit Current Characteristics

The FAN5091 short circuit current characteristic includes a hysteresis function that prevents the DC-DC converter from oscillating in the event of a short circuit. The short circuit limit is set with the R_S resistor, as given by the formula

$$R_S = I_{SC} \cdot R_{DS,on} \cdot RT \cdot 10$$

with I_{SC} the desired current limit, RT the oscillator resistor and $R_{DS,on}$ the one slice's low-side MOSFET's on resistance. Remember to make the R_S large enough to include the effects of initial tolerance and temperature variation on the MOSFETs' $R_{DS,on}$.

When an overcurrent is detected, the high-side MOSFETs are turned off, and the low-side MOSFETs are turned on, and they remain in this state until the measured current through the low-side MOSFET has returned to zero amps. After reaching zero, the RC5091 re-soft-starts, ensuring that it can also safely turn on into a short.

As an example, consider the typical characteristic of the DC-DC converter circuit with two FDP6670AL low-side MOSFETs ($R_{DS} = 6.5m\Omega$ maximum at $25^\circ C * 1.2$ at $75^\circ C = 7.8m\Omega$ each, or $3.9m\Omega$ total) in each slice, $RT = 42.1K\Omega$ (600KHz oscillator) and a $100K\Omega R_S$.

The converter exhibits a normal load regulation characteristic until the voltage across the MOSFETs exceeds the internal short circuit threshold of $100K\Omega / (3.9m\Omega * 41.2K\Omega * 10) = 62A$. [Note that this current limit level can be as high as $100K\Omega / (3.5m\Omega * 41.2K\Omega * 10) = 75A$, if the MOSFETs have typical $R_{DS,on}$ rather than maximum, and are at $25^\circ C$.] At this point, the internal comparator trips and signals the controller to leave on the low-side MOSFETs and keep off the high-side MOSFETs. The inductor current decreases, and power is not applied again until the inductor current reaches 0A and the converter attempts to re-softstart.

Precision Current Sensing

The tolerances associated with the use of MOSFET current sensing can be circumvented by the use of a current sense resistor, as provided for by the FAN5092.

Light Load Efficiency

At light load, the FAN5091 uses a number of techniques to improve efficiency. Because a synchronous buck converter is two quadrant, able to both source and sink current, during light load the inductor current will flow away from the output and towards the input during a portion of the switching cycle. This reverse current flow is detected by the RC5091 as a positive voltage appearing on the low-side MOSFET during its on-time. When reverse current flow is detected, the low-side MOSFET is turned off for the rest of the cycle, and the current instead flows through the body diode of the high-side MOSFET, returning the power to the source. This technique substantially enhances light load efficiency.

E*-mode

In addition, further enhancement in efficiency can be obtained by putting the RC5091 into E*-mode. When the Droop pin is pulled to above the 7.5V BYPASS voltage, the "B" slice of the RC5091 is completely turned off, reducing in half the amount of gate charge power being consumed. E*-mode can be implemented with the circuit shown in Figure 4:




Figure 4. Implementing E*-mode Control

Internal Voltage Reference

The reference included in the FAN5091 is a precision band-gap voltage reference. Its internal resistors are precisely trimmed to provide a near zero temperature coefficient (TC). Based on the reference is the output from an integrated 5-bit DAC. The DAC monitors the 5 voltage identification pins, VID0-4, and scales the reference voltage from 0.950V to 1.700V in 25mV steps.

BYPASS Reference

The internal logic of the FAN5091 runs on 7.5V. To permit the IC to run with 12V only, it produces 7.5V internally with a linear regulator, whose output is present on the BYPASS pin. This pin should be bypassed with a 100nF capacitor for noise suppression. The BYPASS pin should have a maximum of 1mA external load attached to it.

Dynamic Voltage Adjustment

The RC5091 can have its output voltage dynamically adjusted to accommodate low power modes. The designer must ensure that the transitions on the VID lines all occur

simultaneously (within less than 500nsec) to avoid false codes generating undesired output voltages. The Power Good flag tracks the VID codes, but has a 10msec delay transitioning from high to low; this is long enough to ensure that there will not be any glitches during dynamic voltage adjustment.

Power Good (PWRGD)

The FAN5091 Power Good function is designed in accordance with the Pentium III DC-DC converter specifications and provides a continuous voltage monitor on the VFB pin. The circuit compares the VFB signal to the VREF voltage and outputs an active-low interrupt signal to the CPU should the power supply voltage deviate more than $\pm 12\%$ of its nominal setpoint. The output is guaranteed open-collector high when the power supply voltage is within $\pm 7\%$ of its nominal setpoint. The Power Good flag provides no control functions to the FAN5091.

Output Enable/Soft Start (ENABLE/SS)

The FAN5091 will accept an open collector/TTL signal for controlling the output voltage. The low state disables the output voltage. When disabled, the PWRGD output is in the low state.

Even if an enable is not required in the circuit, this pin should have attached a capacitor (typically 100nF) to soft-start the switching. A softstart capacitor may be approximately chosen by the formula:

$$C = \frac{t \cdot 10\mu\text{A}}{1 + V_{\text{out}}}$$

Oscillator

The FAN5091 oscillator section runs at a frequency determined by a resistor from the RT pin to ground according to the formula

$$R_T(\Omega) = \frac{25 \cdot 10^9}{f(\text{Hz})}$$

The oscillator generates two internal sawtooth ramps, each at one-half the oscillator frequency, and running 180° out of phase with each other. These ramps cause the turn-on time of the two slices to be phased apart. The oscillator frequency of the FAN5091 can be programmed from 200KHz to 2MHz. Selection of a frequency will depend on various system performance criteria, with higher frequency resulting in smaller components but lower efficiency.

Programmable Active Droop™

The FAN5091 features Programmable Active Droop™: as the output current increases, the output voltage drops proportionately an amount that can be programmed with an external resistor. This feature is offered in order to allow maximum headroom for transient response of the converter. The current

is sensed losslessly by measuring the voltage across the low-side MOSFET during its on time. Consult the section on current sensing for details. Note that this method makes the droop dependent on the temperature and initial tolerance of the MOSFET, and the droop must be calculated taking account of these tolerances. Given a maximum output current, the amount of droop can be programmed with a resistor to ground on the droop pin, according to the formula

$$R_{\text{Droop}} = \frac{V_{\text{Droop}} \cdot RT}{I_{\text{max}} \cdot R_{\text{DS, on}} \cdot 2}$$

Important Note! The oscillator frequency must be selected before selecting the droop resistor, because the value of RT is used in the calculation of RDroop.

Higher Current Converters

Active droop makes it possible to parallel multiple FAN5091s for even higher output current requirements. Please refer to Application Bulletin AB-XX for details.

Over-Voltage Protection

The FAN5091 constantly monitors the output voltage for protection against over-voltage conditions. If the voltage at the VFB pin exceeds 2.2V, an over-voltage condition is assumed and the FAN5091 latches on the external low-side MOSFET and latches off the high-side MOSFET. The DC-DC converter returns to normal operation only after VCC has been recycled.

Over Temperature Protection

If the RC5091 die temperature exceeds approximately 150°C , the IC shuts itself off. It remains off until the temperature has dropped approximately 25°C , at which time it resumes normal operation.

Component Selection

MOSFET Selection

This application requires N-channel Enhancement Mode Field Effect Transistors. Desired characteristics are as follows:

- Low Drain-Source On-Resistance,
- $R_{\text{DS,ON}} < 10\text{m}\Omega$ (lower is better);
- Power package with low Thermal Resistance;
- Drain-Source voltage rating $> 15\text{V}$;
- Low gate charge, especially for higher frequency operation.

For the low-side MOSFET, the on-resistance ($R_{\text{DS,ON}}$) is the primary parameter for selection. Because of the small duty cycle of the high-side, the on-resistance determines the power dissipation within the low-side MOSFET and therefore significantly affects the efficiency of the DC-DC converter.

For high current applications, it may be necessary to use two MOSFETs in parallel for the low-side for each slice.

For the high-side MOSFET, the gate charge is as important as the on-resistance, especially with a 12V input and with higher switching frequencies. This is because the speed of the transition greatly affects the power dissipation. It may be a good trade-off to select a MOSFET with a somewhat higher $R_{DS,on}$, if by so doing a much smaller gate charge is available. For high current applications, it may be necessary to use two MOSFETs in parallel for the high-side for each slice.

For details and a spreadsheet on MOSFET selection, refer to Applications Bulletin AB-8.

Gate Resistors

Use of a gate resistor on every MOSFET is mandatory. The gate resistor prevents high-frequency oscillations caused by the trace inductance ringing with the MOSFET gate capacitance. In addition, the gate resistor limits the power dissipation inside the IC, which can become a limiting factor with multiple MOSFETs operating at high frequency.

Use of a 1/10W, 2.2 Ω resistor on a gate (or a 4.7 Ω resistor for each of two gates in parallel) does not significantly affect converter efficiency or performance. The gate resistors should be located physically as close to the MOSFET gate as possible.

Inductor Selection

Choosing the value of the inductor is a tradeoff between allowable ripple voltage and required transient response. A smaller inductor produces greater ripple while producing better transient response. In any case, the minimum inductance is determined by the allowable ripple. The first order equation (close approximation) for minimum inductance for a two-slice converter is:

$$L_{min} = \frac{V_{in} - 2 \cdot V_{out}}{f} \cdot \frac{V_{out}}{V_{in}} \cdot \frac{ESR}{V_{ripple}}$$

where:

V_{in} = Input Power Supply

V_{out} = Output Voltage

f = DC/DC converter switching frequency

ESR = Equivalent series resistance of all output capacitors in parallel

V_{ripple} = Maximum peak to peak output ripple voltage budget.

A typical value for the inductor is 1.3 μ H at an oscillator frequency of 600KHz (300KHz each slice) and 220nH at an oscillator frequency of 2MHz (1MHz each slice). For other frequencies, use the interpolating formula

$$L(nH) \approx \frac{930,000}{f(KHz)} - 240$$

Schottky Diode Selection

The application circuit of Figure 1 shows a Schottky diode, D3 (D4 respectively), one in each slice. They are used as free-wheeling diodes to ensure that the body-diodes in Q2 and Q3 (Q5 and Q6 respectively) do not conduct when the upper MOSFET is turning off and the lower MOSFETs are turning on. It is undesirable for this diode to conduct because its high forward voltage drop and long reverse recovery time degrades efficiency, and so the Schottky provides a shunt path for the current. Since this time duration is extremely short, being minimized by the adaptive gate delay, the selection criterion for the diode is that the forward voltage of the Schottky at the output current should be less than the forward voltage of the MOSFET's body diode. Power capability is not a criterion for this device, as its dissipation is very small.

Output Filter Capacitors

The output bulk capacitors of a converter help determine its output ripple voltage and its transient response. It has already been seen in the section on selecting an inductor that the ESR helps set the minimum inductance. For most converters, the number of capacitors required is determined by the transient response and the output ripple voltage, and these are determined by the ESR and not the capacitance value. That is, in order to achieve the necessary ESR to meet the transient and ripple requirements, the capacitance value required is already very large.

The most commonly used choice for output bulk capacitors is aluminum electrolytics, because of their low cost and low ESR. The only type of aluminum capacitor used should be those that have an ESR rated at 100kHz. Consult Application Bulletin AB-14 for detailed information on output capacitor selection.

For higher frequency applications, particularly those running the FAN5091 oscillator at >1MHz, ceramic capacitors may be considered. They have much smaller ESR than comparable electrolytics, but also much smaller capacitance.

Details of the selection of either type of capacitor may be found in the appendix.

The output capacitance should also include a number of small value ceramic capacitors placed as close as possible to the processor; 0.1 μ F and 0.01 μ F are recommended values.

Input Filter

The DC-DC converter design may include an input inductor between the system main supply and the converter input as shown in Figure 5. This inductor serves to isolate the main supply from the noise in the switching portion of the DC-DC converter, and to limit the inrush current into the input capacitors during power up. A value of 1.3 μ H is recommended.

It is necessary to have some low ESR capacitors at the input to the converter. These capacitors deliver current when the high side MOSFET switches on. Because of the interleaving, the number of such capacitors required is greatly reduced from that required for a single-slice buck converter. Figure 5 shows 3 x 1000 μ F, but the exact number required will vary with the output voltage and current, according to the formula

$$I_{\text{rms}} = \frac{I_{\text{out}}}{2} \cdot \sqrt{2 \cdot D - 4 \cdot D^2}$$

for the two slice FAN5091, where DC is the duty cycle, $DC = V_{\text{out}} / V_{\text{in}}$. Capacitor ripple current rating is a function of temperature, and so the manufacturer should be contacted to find out the ripple current rating at the expected operational temperature. For details on the design of an input filter, refer to Applications Bulletin AB-15.




Figure 5. Input Filter

Design Considerations and Component Selection

Additional information on design and component selection may be found in Fairchild's Application Note 59.

PCB Layout Guidelines

- Placement of the MOSFETs relative to the FAN5091 is critical. Place the MOSFETs such that the trace length of the HIDRV and LODRV pins of the FAN5091 to the FET gates is minimized. A long lead length on these pins will cause high amounts of ringing due to the inductance of the trace and the gate capacitance of the FET. This noise radiates throughout the board, and, because it is switching at such a high voltage and frequency, it is very difficult to suppress.

- In general, all of the noisy switching lines should be kept away from the quiet analog section of the FAN5091. That is, traces that connect to pins 8-17 (LODRV, HIDRV, PGND and BOOT) should be kept far away from the traces that connect to pins 1 through 7, and pins 18-24.
- Place the 0.1 μ F decoupling capacitors as close to the FAN5091 pins as possible. Extra lead length on these reduces their ability to suppress noise.
- Each power and ground pin should have its own via to the appropriate plane. This helps provide isolation between pins.
- Place the MOSFETs, inductor, and Schottky of a given slice as close together as possible for the same reasons as in the first bullet above. Place the input bulk capacitors as close to the drains of the high side MOSFETs as possible. In addition, placement of a 0.1 μ F decoupling cap right on the drain of each high side MOSFET helps to suppress some of the high frequency switching noise on the input of the DC-DC converter.
- Place the output bulk capacitors as close to the CPU as possible to optimize their ability to supply instantaneous current to the load in the event of a current transient. Additional space between the output capacitors and the CPU will allow the parasitic resistance of the board traces to degrade the DC-DC converter's performance under severe load transient conditions, causing higher voltage deviation. For more detailed information regarding capacitor placement, refer to Application Bulletin AB-5.
- A PC Board Layout Checklist is available from Fairchild Applications. Ask for Application Bulletin AB-11.

PC Motherboard Sample Layout and Gerber File

A reference design for motherboard implementation of the FAN5091 along with the PCAD layout Gerber file and silk screen can be obtained from our marketing department at 650-962-7833.

FAN5091 Evaluation Board

Fairchild provides an evaluation board to verify the system level performance of the FAN5091. It serves as a guide to performance expectations when using the supplied external components and PCB layout. Please call the marketing department at 650-962-7833 for an evaluation board.

Additional Information




For additional information contact Fairchild Semiconductor's Analog & Mixed Signal Products Group Marketing Department at 650-962-7833.

Mechanical Dimensions – 24 Lead TSSOP

Symbol	Inches		Millimeters		Notes
	Min.	Max.	Min.	Max.	
A	—	.047	—	1.20	
A1	.002	.006	0.05	0.15	
B	.007	.012	0.19	0.30	
C	.004	.008	0.09	0.20	
D	.308	.316	7.70	7.90	2
E	.172	.180	4.30	4.50	2
e	.026 BSC		0.65 BSC		
H	.256 BSC		6.40 BSC		
L	.018	.030	0.45	0.75	3
N	24		24		5
α	0°	8°	0°	8°	
ccc	—	.004	—	0.10	

Notes:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. "D" and "E" do not include mold flash. Mold flash or protrusions shall not exceed .006 inch (0.15mm).
3. "L" is the length of terminal for soldering to a substrate.
4. Terminal numbers are shown for reference only.
5. Symbol "N" is the maximum number of terminals.



Ordering Information

Product Number	Package
FAN5091MTC	24 pin TSSOP

Advanced Specification

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.