

To all our customers

---

## **Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.**

---

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.  
Customer Support Dept.  
April 1, 2003

## Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

# HD74CDCV857A

## 2.5-V Phase-lock Loop Clock Driver



ADE-205-693B (Z)

Rev.2  
Nov. 2002

### Description

The HD74CDCV857A is a high-performance, low-skew, low-jitter, phase locked loop clock driver. It is specifically designed for use with DDR (Double Data Rate) synchronous DRAMs.

### Features

- Supports 60 MHz to 170 MHz operation range
- Distributes one differential clock input pair to ten differential clock outputs pairs
- Supports spread spectrum clock requirements meeting the PC100 SDRAM registered DIMM specification
- External feedback pins (FBIN,  $\overline{\text{FBIN}}$ ) are used to synchronize the outputs to the clock input
- Supports 2.5V analog supply voltage ( $AV_{CC}$ ), and 2.5 V  $V_{DDQ}$
- No external RC network required
- Sleep mode detection
- 48pin TSSOP (Thin Shrink Small Outline Package)

### Function Table

Inputs				:	Outputs				:	PLL
AVCC	PWRDWN	CLK	$\overline{\text{CLK}}$	:	Y	$\overline{\text{Y}}$	FBOUT	$\overline{\text{FBOUT}}$	:	
GND	H	L	H	:	L	H	L	H	:	Bypassed / off <sup>1)</sup>
GND	H	H	L	:	H	L	H	L	:	Bypassed / off <sup>1)</sup>
X	L	L	H	:	Z	Z	Z	Z	:	off
X	L	H	L	:	Z	Z	Z	Z	:	off
2.5 V	H	L	H	:	L	H	L	H	:	on
2.5 V	H	H	L	:	H	L	H	L	:	on
2.5 V	X	Input clock frequency 60 to 170 MHz → 0 MHz		:	Z	Z	Z	Z	:	off

H : High level


L : Low level

X : Don't care

Z : High impedance

Notes: 1. Bypassed mode is used for Hitachi test mode.

## Pin Arrangement




(Top view)

## Pin Function

Pin name	No.	Type	Description
AGND	17	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
$AV_{cc}$	16	Power	Analog power supply. $AV_{cc}$ provides the power reference for the analog circuitry. In addition, $AV_{cc}$ can be used to bypass the PLL for test purposes. When $AV_{cc}$ is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs. This bypass mode is used for Hitachi test.
CLK, $\overline{CLK}$	13, 14	I Differential input	Clock input. CLK provides the clock signal to be distributed by the HD74CDCV857A clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
$\overline{FBIN}$ , FBIN	35, 36	I Differential input	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
FBOUT, $\overline{FBOUT}$	32, 33	O Differential output	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL.
$\overline{PWRDWN}$	37	I	Output bank enable. $\overline{PWRDWN}$ is the output enable for all outputs. When $\overline{PWRDWN}$ is low, VCO will stop and all outputs are disabled to a high impedance state. When $\overline{PWRDWN}$ will be returned high, PLL will re-synchroniz to CLK frequency and all outputs are enabled.
GND	1, 7, 8, 18, 24, 25, 31, 41, 42, 48	Ground	Ground
$V_{DDQ}$	4, 11, 12, 15, 21, 28, 34, 38, 45	Power	Power supply
Y	3, 5, 10, 20, 22, 27, 29, 39, 44, 46	O Differential output	Clock outputs. These outputs provide low-skew copies of CLK.
$\overline{Y}$	2, 6, 9, 19, 23, 26, 30, 40, 43, 47	O Differential output	Clock outputs. These outputs provide low-skew copies of $\overline{CLK}$ .

## Logic Diagram



Note: All inputs and outputs are associated with  $V_{DDQ} = 2.5\text{ V}$ .

## Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	$V_{DDQ}$	-0.5 to 3.6	V	
Input voltage	$V_I$	-0.5 to $V_{DDQ}+0.5$	V	
Output voltage **	$V_O$	-0.5 to $V_{DDQ}+0.5$	V	
Input clamp current	$I_{IK}$	-50	mA	$V_I < 0$
Output clamp current	$I_{OK}$	-50	mA	$V_O < 0$
Continuous output current	$I_O$	$\pm 50$	mA	$V_O = 0$ to $V_{DDQ}$
Supply current through each $V_{DDQ}$ or GND	$I_{VDDQ}$ or $I_{GND}$	$\pm 100$	mA	
Maximum power dissipation at $T_a = 55^\circ\text{C}$ (in still air)		0.7	W	
Storage temperature	$T_{stg}$	-65 to +150	$^\circ\text{C}$	

Notes: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.


## Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit	Conditions	Notes
Output supply voltage	$V_{DDQ}$	2.3	2.5	2.7	V		
Supply voltage	$AV_{CC}$	$V_{DDQ}-0.12$	$V_{DDQ}$	2.7	V		
DC input signal voltage	$V_{IN}$	-0.3	—	$V_{DDQ}+0.3$	V	All pins	1
High level input voltage	$V_{IHG}$	1.7	—	$V_{DDQ}+0.3$	V	$\overline{PWRDWN}$ input pin	
Low level input voltage	$V_{ILG}$	-0.3	—	0.7	V	$\overline{PWRDWN}$ input pin	
Input differential voltage	$V_{ID}$	0.36	—	$V_{DDQ}+0.6$	V		3
Output differential voltage	$V_{OD}$	0.70	—	$V_{DDQ}+0.6$	V		
Input differential-pair cross voltage	$V_{IX}$	$V_{DDQ}/2 - 0.2$	—	$V_{DDQ}/2 + 0.2$	V		2, 3
Output differential-pair cross voltage	$V_{OX}$	$V_{DDQ}/2 - 0.15$	—	$V_{DDQ}/2 + 0.15$	V		2, 3
Output current	$I_{OH}$	—	—	-12	mA		
	$I_{OL}$	—	—	12	mA		
Input clock slew rate	$t_{SL(I)}$	1	—	4	V/ns	20% – 80%	3
Operating temperature	$T_a$	0	—	70	°C		3

Notes: Inputs pins must be prevent from floating.

Feedback inputs (FBIN,  $\overline{FBIN}$ ) may float when the device is in low power mode.

1. DC input signal voltage specifies the allowable dc execution of differential input.
2. Differential cross point voltage is expected to track variations of  $V_{DDQ}$  and is the voltage at which the differential signals must be crossing. (See figure1)
3. Guaranteed by design, not 100% tested in production.



**Figure 1 Differential input levels**

**Electrical Characteristics**

Item	Symbol	Min	Typ <sup>1)</sup>	Max	Unit	Test Conditions	Notes	
Input clamp voltage	CLK, $\overline{\text{CLK}}$ FBIN, $\overline{\text{FBIN}}$ , G	$V_{IK}$	—	—	-1.2	V	$I_I = -18 \text{ mA}$ , $V_{DDQ} = 2.3 \text{ V}$	
Output voltage	$V_{OH}$	$V_{DDQ} - 0.1$	—	—	—	V	$I_{OH} = -100 \mu\text{A}$ , $V_{DDQ} = 2.3 \text{ to } 2.7 \text{ V}$	
		1.7	—	—	—		$I_{OH} = -12 \text{ mA}$ , $V_{DDQ} = 2.3 \text{ V}$	
	$V_{OL}$	—	—	0.1	—		$I_{OL} = 100 \mu\text{A}$ , $V_{DDQ} = 2.3 \text{ to } 2.7 \text{ V}$	
		—	—	0.6	—		$I_{OL} = 12 \text{ mA}$ , $V_{DDQ} = 2.3 \text{ V}$	
Input current	$I_I$	-10	—	10	$\mu\text{A}$	$V_I = 0 \text{ V to } 2.7 \text{ V}$ , $V_{DDQ} = 2.7 \text{ V}$		
Input capacitance	$C_I$	—	2.5	—	pF	CLK and $\overline{\text{CLK}}$ , FBIN and $\overline{\text{FBIN}}$	2	
Supply current	$DI_{CC}$	—	200	350	mA	$f = 170 \text{ MHz}$ , $V_{DDQ} = AV_{CC} = 2.7 \text{ V}$	3	
	$AI_{CC}$	—	9	12				
Supply current in power down mode	$I_{CCpd}$	—	100	200	$\mu\text{A}$			

- Note:
1. For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.
  2. Guaranteed by design, not 100% tested in production.
  3. All outputs are loaded as shown in Figure2.

## Switching Characteristics

Item	Symbol	Min	Typ	Max	Unit	Test Conditions	Notes
Period jitter	$t_{PER}$	-75	—	75	ps	See figure 6, 9	7, 8
Half period jitter	$t_{HPER}$	-100	—	100	ps	See figure 7, 9	8, 10
Cycle to cycle jitter	$t_{CC}$	-75	—	75	ps	See figure 5, 9	10
Static phase offset	$t_{SPE}$	-50	—	50	ps	See figure 3, 9	4, 5, 9, 10
Output clock skew	$t_{sk}$	—	—	100	ps	See figure 4, 9	
Operating clock frequency	$f_{CLK(O)}$	60	—	200	MHz	See figure 9	1, 2
Application clock frequency	$f_{CLK(A)}$	80	—	170	MHz	See figure 9	1, 3
Input clock duty cycle	$t_{DC}$	40	—	60	%		10
Output clock Slew rate	$t_{SL(O)}$	1.0	—	2.0	V/ns	See figure 9 20% – 80%	
PLL stabilization time	$t_{STAB}$	—	—	0.1	ms	See figure 9	6, 10
SSC modulation frequency		30	—	50	KHz		10
SSC clock input frequency deviation		0.00	—	-0.50	%		10
PLL loop bandwidth		—	3	—	MHz		10

- Notes:
1. The PLL must be able to handle spread spectrum induced skew (the specification for this frequency modulation can be found in the latest Intel PC100 Registered DIMM specification)
  2. Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters.
  3. Application clock frequency indicates a range over which the PLL must meet all timing parameters.
  4. Assumes equal wire length and loading on the clock output and feedback path.
  5. Static phase offset does not include jitter.
  6. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power up.
  7. Period jitter defines the largest variation in clock period, around anominal clock period.
  8. Period jitter and half period jitter are independent from each other.
  9. Conditions at  $V_{DDQ} = 2.5\text{ V}$ ,  $T_a = 25^\circ\text{C}$ .
  10. Guaranteed by design, not 100% tested in production.

Differential clock outputs are directly terminated by a 120 Ω resistor. Figure 2 is typical usage conditions of outputs load.




Figure 2 Differential signal using direct termination resistor




Figure 3 Static phase offset







Figure 4 Output skew




**Figure 5 Cycle to cycle jitter**




**Figure 6 Period jitter**



**Figure 7 Half period jitter**






**Figure 8 Half cycle to cycle jitter**



**Figure 9 Output load test circuit**

## Package Dimensions

As of July, 2002  
Unit: mm



\*Ni/Pd/Au plating

Hitachi Code	TTP-48DBV
JEDEC	—
JEITA	—
Mass (reference value)	0.20 g

## Disclaimer

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## Sales offices

# HITACHI

### Hitachi, Ltd.

Semiconductor & Integrated Circuits  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
Tel: (03) 3270-2111 Fax: (03) 3270-5109

URL <http://www.hitachisemiconductor.com/>

### For further information write to:

<p>Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose, CA 95134 Tel: &lt;1&gt;(408) 433-1990 Fax: &lt;1&gt;(408) 433-0223</p>	<p>Hitachi Europe Ltd. Electronic Components Group Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: &lt;44&gt; (1628) 585000 Fax: &lt;44&gt; (1628) 778322</p>
--	--

<p>Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00 Singapore 049318 Tel: &lt;65&gt;-6538-6533/6538-8577 Fax: &lt;65&gt;-6538-6933/6538-3877 URL: <a href="http://semiconductor.hitachi.com.sg">http://semiconductor.hitachi.com.sg</a></p>	<p>Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: &lt;852&gt;-2735-9218 Fax: &lt;852&gt;-2730-0281 URL: <a href="http://semiconductor.hitachi.com.hk">http://semiconductor.hitachi.com.hk</a></p>
---	--

<p>Hitachi Europe GmbH Electronic Components Group Dornacher Str 3 D-85622 Feldkirchen Postfach 201, D-85619 Feldkirchen Germany Tel: &lt;49&gt; (89) 9 9180-0 Fax: &lt;49&gt; (89) 9 29 30 00</p>	<p>Hitachi Asia Ltd. (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road Hung-Kuo Building Taipei (105), Taiwan Tel: &lt;886&gt;-(2)-2718-3666 Fax: &lt;886&gt;-(2)-2718-8180 Telex: 23222 HAS-TP URL: <a href="http://semiconductor.hitachi.com.tw">http://semiconductor.hitachi.com.tw</a></p>
--	--

Copyright © Hitachi, Ltd., 2002. All rights reserved. Printed in Japan.  
Colophon 7.0