

32,768-word × 8-bit High Speed Psuedo Static RAM

### Features


- Single 5 V (±10%)
- Access time
  - $\overline{CE}$  access time: 100/120/150/200 ns
  - Address access time: 50/60/75/100 ns (in static column mode)
- Cycle time
  - Random read/write cycle time: 160/190/235/310 ns
  - Static column mode cycle time: 55/65/80/105 ns
- Low power: 175 mW typ. active
- All inputs and outputs TTL compatible
- Static column mode capability
- Non-multiplexed address
- 256 refresh cycles (4 ms)
- Refresh functions
  - Address refresh
  - Automatic refresh
  - Self refresh

| Type No.        | Access time | Package                             |
|-----------------|-------------|-------------------------------------|
| HM65256BLSP-10  | 100 ns      | 300-mil 28-pin plastic DIP (DP-28N) |
| HM65256BLSP-12  | 120 ns      |                                     |
| HM65256BLSP-15  | 150 ns      |                                     |
| HM65256BLSP-20  | 200 ns      | 28-pin plastic SOP (FP-28DA)        |
| HM65256BFP-10T  | 100 ns      |                                     |
| HM65256BFP-12T  | 120 ns      |                                     |
| HM65256BFP-15T  | 150 ns      |                                     |
| HM65256BFP-20T  | 200 ns      | 28-pin plastic SOP (FP-28DA)        |
| HM65256BLFP-10T | 100 ns      |                                     |
| HM65256BLFP-12T | 120 ns      |                                     |
| HM65256BLFP-15T | 150 ns      |                                     |
| HM65256BLFP-20T | 200 ns      |                                     |

### Ordering Information

| Type No.      | Access time | Package                             |
|---------------|-------------|-------------------------------------|
| HM65256BP-10  | 100 ns      | 600-mil 28-pin plastic DIP (DP-28)  |
| HM65256BP-12  | 120 ns      |                                     |
| HM65256BP-15  | 150 ns      |                                     |
| HM65256BP-20  | 200 ns      |                                     |
| HM65256BLP-10 | 100 ns      | 28-pin plastic DIP (DP-28N)         |
| HM65256BLP-12 | 120 ns      |                                     |
| HM65256BLP-15 | 150 ns      |                                     |
| HM65256BLP-20 | 200 ns      |                                     |
| HM65256BSP-10 | 100 ns      | 300-mil 28-pin plastic DIP (DP-28N) |
| HM65256BSP-12 | 120 ns      |                                     |
| HM65256BSP-15 | 150 ns      |                                     |
| HM65256BSP-20 | 200 ns      |                                     |

### Pin Arrangement




4496203 0025077 612 **HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

6-3

# HM65256B Series

## Block Diagram



## Truth Table

| $\overline{CE}$ | $\overline{OE}$ | $\overline{WE}$ | I/O Pin | Mode    |
|-----------------|-----------------|-----------------|---------|---------|
| L               | L               | H               | Low Z   | Read    |
| L               | x               | L               | High Z  | Write   |
| L               | H               | H               | High Z  | —       |
| H               | L               | x               | High Z  | Refresh |
| H               | H               | x               | High Z  | Standby |

4496203 0025078 559

**HITACHI**

**Absolute Maximum Ratings**

| Parameter                                 | Symbol     | Rating       | Unit |
|-------------------------------------------|------------|--------------|------|
| Terminal voltage with respect to $V_{SS}$ | $V_T$      | -1.0 to +7.0 | V    |
| Power dissipation                         | $P_T$      | 1.0          | W    |
| Operating temperature                     | $T_{opr}$  | 0 to +70     | °C   |
| Storage temperature                       | $T_{stg}$  | -55 to +125  | °C   |
| Storage temperature under bias            | $T_{bias}$ | -10 to +85   | °C   |

**Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)**

| Parameter      | Symbol   | Min    | Typ | Max | Unit |
|----------------|----------|--------|-----|-----|------|
| Supply voltage | $V_{CC}$ | 4.5    | 5.0 | 5.5 | V    |
|                | $V_{SS}$ | 0      | 0   | 0   | V    |
| Input voltage  | $V_{IH}$ | 2.2    | —   | 6.0 | V    |
|                | $V_{IL}$ | -0.5 * | —   | 0.8 | V    |

Note:  $V_{IL}$  min = -3.0 V for pulse width  $\leq 10$  ns.

## HM65256B Series

DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%)

| Parameter                                           | Symbol           | HM65256B |     |     | HM65256BL |      |     | Unit | Test conditions                                                                                        |
|-----------------------------------------------------|------------------|----------|-----|-----|-----------|------|-----|------|--------------------------------------------------------------------------------------------------------|
|                                                     |                  | Min      | Typ | Max | Min       | Typ  | Max |      |                                                                                                        |
| Operating power supply current                      | I <sub>CC1</sub> | —        | 35  | 65  | —         | 35   | 65  | mA   | I <sub>I/O</sub> = 0 mA tcyc = min                                                                     |
| Standby power supply current                        | I <sub>SB1</sub> | —        | 1   | 2   | —         | 1    | 2   | mA   | $\overline{CE} = V_{IH}, \overline{OE} = V_{IH}, V_{in} \geq 0 \text{ V}$                              |
|                                                     | I <sub>SB2</sub> | —        | —   | —   | —         | 0.05 | 0.1 | mA   | $\overline{CE} > V_{CC} - 0.2 \text{ V}, \overline{OE} \geq V_{CC} - 0.2, V_{in} \geq 0$               |
| Operating power supply current in self refresh mode | I <sub>CC2</sub> | —        | 1   | 2   | —         | 0.6  | 1   | mA   | $\overline{CE} = V_{IH}, \overline{OE} = V_{IL}, V_{in} \geq 0 \text{ V}$                              |
|                                                     | I <sub>CC3</sub> | —        | —   | —   | —         | 50   | 100 | μA   | $\overline{CE} \geq V_{CC} - 0.2 \text{ V}, \overline{OE} \leq 0.2 \text{ V}, V_{in} \geq 0 \text{ V}$ |
| Input leakage current                               | I <sub>LI</sub>  | -10      | —   | 10  | -10       | —    | 10  | μA   | V <sub>CC</sub> = 5.5 V, V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>                          |
| Output leakage current                              | I <sub>LO</sub>  | -10      | —   | 10  | -10       | —    | 10  | μA   | $\overline{OE} = V_{IH}, V_{I/O} = V_{SS} \text{ to } V_{CC}$                                          |
| Output voltage                                      | V <sub>OL</sub>  | —        | —   | 0.4 | —         | —    | 0.4 | V    | I <sub>OL</sub> = 2.1 mA                                                                               |
|                                                     | V <sub>OH</sub>  | 2.4      | —   | —   | 2.4       | —    | —   | V    | I <sub>OH</sub> = -1 mA                                                                                |

## Capacitance

| Parameter                | Symbol           | Typ | Max | Unit | Test conditions        |
|--------------------------|------------------|-----|-----|------|------------------------|
| Input capacitance        | C <sub>in</sub>  | —   | 5   | pF   | V <sub>in</sub> = 0 V  |
| Input/output capacitance | C <sub>I/O</sub> | —   | 7   | pF   | V <sub>I/O</sub> = 0 V |

Note: These parameters are sampled and not 100% tested.

4496203 0025080 107

HITACHI

6-6

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ )

**AC Test Conditions:**

- Input pulse levels: 2.4 V, 0.4 V
- Input rise and fall times: 5 ns
- Timing measurement level: 2.2 V, 0.8 V
- Reference level:  $V_{OH} = 2.0\text{ V}$   
 $V_{OL} = 0.8\text{ V}$
- Output load: 1 TTL and 100 pF  
(including scope and jig)

| Parameter                               | Symbol    | HM65256B-10 |     | HM65256B-12 |     | HM65256B-15 |     | HM65256B-20 |     | Unit |
|-----------------------------------------|-----------|-------------|-----|-------------|-----|-------------|-----|-------------|-----|------|
|                                         |           | Min         | Max | Min         | Max | Min         | Max | Min         | Max |      |
| Random read or write cycle time         | $t_{RC}$  | 160         | —   | 190         | —   | 235         | —   | 310         | —   | ns   |
| Static column mode read or write cycle  | $t_{RSC}$ | 55          | —   | 65          | —   | 80          | —   | 105         | —   | ns   |
| Chip enable access time                 | $t_{CEA}$ | —           | 100 | —           | 120 | —           | 150 | —           | 200 | ns   |
| Address access time                     | $t_{AA}$  | —           | 50  | —           | 60  | —           | 75  | —           | 100 | ns   |
| Output enable access time               | $t_{OEA}$ | —           | 40  | —           | 50  | —           | 60  | —           | 75  | ns   |
| Chip disable to output in high Z        | $t_{CHZ}$ | —           | 25  | —           | 25  | —           | 30  | —           | 35  | ns   |
| Chip enable to output in low Z          | $t_{CLZ}$ | 30          | —   | 30          | —   | 35          | —   | 40          | —   | ns   |
| Output enable to output in low Z        | $t_{OLZ}$ | 10          | —   | 10          | —   | 10          | —   | 10          | —   | ns   |
| Output disable to output in high Z      | $t_{OHZ}$ | —           | 25  | —           | 25  | —           | 30  | —           | 35  | ns   |
| Chip enable pulse width                 | $t_{CE}$  | 100 ns 4 ms |     | 120 ns 4 ms |     | 150 ns 4 ms |     | 200 ns 4 ms |     |      |
| Chip enable precharge time              | $t_p$     | 50          | —   | 60          | —   | 75          | —   | 100         | —   | ns   |
| Address set-up time                     | $t_{AS}$  | 0           | —   | 0           | —   | 0           | —   | 0           | —   | ns   |
| Row address hold time                   | $t_{RAH}$ | 20          | —   | 20          | —   | 25          | —   | 30          | —   | ns   |
| Column address hold time                | $t_{CAH}$ | 100         | —   | 120         | —   | 150         | —   | 200         | —   | ns   |
| Read command set-up time                | $t_{RCS}$ | 0           | —   | 0           | —   | 0           | —   | 0           | —   | ns   |
| Read command hold time                  | $t_{RCH}$ | 0           | —   | 0           | —   | 0           | —   | 0           | —   | ns   |
| Output enable hold time                 | $t_{OHC}$ | 0           | —   | 0           | —   | 0           | —   | 0           | —   | ns   |
| Output enable to chip enable delay time | $t_{OCD}$ | 0           | —   | 0           | —   | 0           | —   | 0           | —   | ns   |
| Output hold time from column address    | $t_{OH}$  | 5           | —   | 5           | —   | 5           | —   | 10          | —   | ns   |
| Write command pulse width               | $t_{WP}$  | 25          | —   | 25          | —   | 30          | —   | 35          | —   | ns   |
| Chip enable to end of write             | $t_{CW}$  | 100         | —   | 120         | —   | 150         | —   | 200         | —   | ns   |

4496203 0025081 043

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

6-7

## HM65256B Series

AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%) (cont)

| Parameter                                         | Symbol           | HM65256B-10 |       | HM65256B-12 |       | HM65256B-15 |       | HM65256B-20 |       | Unit |
|---------------------------------------------------|------------------|-------------|-------|-------------|-------|-------------|-------|-------------|-------|------|
|                                                   |                  | Min         | Max   | Min         | Max   | Min         | Max   | Min         | Max   |      |
| Column address set-up time                        | t <sub>ASW</sub> | 0           | —     | 0           | —     | 0           | —     | 0           | —     | ns   |
| Column address hold time after write              | t <sub>AHW</sub> | 0           | —     | 0           | —     | 0           | —     | 0           | —     | ns   |
| Data valid to end of write                        | t <sub>DW</sub>  | 20          | —     | 20          | —     | 25          | —     | 30          | —     | ns   |
| Data in hold time for write                       | t <sub>DH</sub>  | 0           | —     | 0           | —     | 0           | —     | 0           | —     | ns   |
| Output active from end of write                   | t <sub>OW</sub>  | 5           | —     | 5           | —     | 5           | —     | 5           | —     | ns   |
| Write to output in high Z                         | t <sub>WHZ</sub> | —           | 25    | —           | 25    | —           | 30    | —           | 35    | ns   |
| Transition time (rise and fall)                   | t <sub>T</sub>   | 3           | 50    | 3           | 50    | 3           | 50    | 3           | 50    | ns   |
| Refresh command delay time                        | t <sub>RFD</sub> | 50          | —     | 60          | —     | 75          | —     | 100         | —     | ns   |
| Refresh precharge time                            | t <sub>FP</sub>  | 30          | —     | 30          | —     | 30          | —     | 30          | —     | ns   |
| Refresh command pulse width for automatic refresh | t <sub>FAP</sub> | 80          | 10000 | 80          | 10000 | 80          | 10000 | 80          | 10000 | ns   |
| Automatic refresh cycle time                      | t <sub>FC</sub>  | 160         | —     | 190         | —     | 235         | —     | 310         | —     | ns   |
| Refresh command pulse width for self refresh      | t <sub>FAS</sub> | 10000       | —     | 10000       | —     | 10000       | —     | 10000       | —     | ns   |
| Refresh reset time for self refresh               | t <sub>FRS</sub> | 160         | —     | 190         | —     | 235         | —     | 310         | —     | ns   |
| Refresh period                                    | t <sub>REF</sub> | —           | 4     | —           | 4     | —           | 4     | —           | 4     | ns   |

- Notes: 1. t<sub>CHZ</sub>, t<sub>OHZ</sub>, and t<sub>WHZ</sub> are defined as the time at which the output achieves the open circuit conditions.
2. t<sub>CLZ</sub>, t<sub>OLZ</sub> and t<sub>OW</sub> are sampled under the condition of t<sub>T</sub> = 5 ns, and not 100% tested.
3. A write occurs during the overlap of a low CE and low WE.
4. If CE goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
5. If input signals of opposite phase to the outputs are applied in a write cycle, OE or WE must disable output buffers prior to applying data to the device and data inputs must be floating prior to OE or WE turning on output buffers.
6. V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
7. An initial pause of 100 μs is required after power-up followed by a minimum of 8 initialization cycles.
8. At the end of self refresh, refresh reset time (t<sub>FRS</sub>) is required to reset the internal self refresh operation of the RAM. During t<sub>FRS</sub>, CE and OE must be kept high. If auto refresh follows self refresh, low transition of OE at the beginning of auto refresh must not occur during t<sub>FRS</sub> period.


4496203 0025082 T&T **HITACHI**

6-8

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


# Timing Waveforms

## Read Cycle (1) ( $\overline{CE}$ controlled)



## HM65256B Series

### Read Cycle (2) ( $\overline{\text{OE}}$ controlled)




4496203 0025084 852

HITACHI




Write Cycle (1) ( $\overline{OE}$  Clock)



## HM65256B Series

### Write Cycle (2) ( $\overline{\text{OE}}$ fixed low)




4496203 0025086 625

HITACHI

6-12


Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Static Column Mode Read Cycle




# HM65256B Series


## Static Column Mode Write Cycle



## Automatic Refresh Cycle



## Self Refresh Cycle



4496203 0025088 4T8

HITACHI