



LA4536M

5V CD Headphone-stereo Power Amplifier

The LA4536M is a low noise, low distortion headphone-stereo power IC designed for use on a portable CD.


Features

- Less current drain.
- Accept 16Ω load drive.
- Excellent voltage reduction characteristic.
- Excellent ripple rejection.
- Power switch function and built-in muting circuit.
- Low noise ($7\mu\text{V}$), low gain (11dB).

Package Dimensions

unit:mm

3086A-MFP10S



Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{CC \text{ max}}$	No signal	6.0	V
Allowable power dissipation	$P_d \text{ max}$		300	mW
Operating temperature	T_{opr}		-20 to +75	$^\circ\text{C}$
Storage temperature	T_{stg}		-40 to +125	$^\circ\text{C}$

Operating Conditions at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V_{CC}		5.0	V
Operating supply voltage range	$V_{CC \text{ op}}$		4.0 to 6.0	V
Recommended load impedance	R_L		16 to 32	Ω

■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

O3098HA (KT)/62598RM (KI) No.4033-1/9


LA4536M

Operating Characteristics at Ta = 25°C, RL=16Ω, Rg=600Ω

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Quiescent current	ICC01	VCC=5.0V, no signal		10	20	mA
	ICC02	VCC=6.0V, pin 10, GND		1.1	4.0	mA
	ICC03	VCC=6.0V, pin 1, GND			1.0	μA
Voltage gain	VG	VCC=5.0V, f=1kHz, VO=− 10dBm	9	11	13	dB
Voltage gain variations	ΔVG1	VCC=5.0V, f=1kHz, VO=− 10dBm			1.0	dB
	ΔVG2	VCC=4.0V, f=1kHz, VO=− 20dBm			1.0	dB
Total harmonic distortion	THD	VCC=5.0V, f=1kHz, PO=− 1mW		0.02	0.24	%
Output power	PO	VCC=5.0V, f=1kHz, THD=10%	40	100		mW
Crosstalk	CT	VCC=5.0V, f=1kHz, Rg=1kΩ, VO=− 10dBm	40	60		dB
Ripple rejection	SVRR	VCC=4.0V, f=100Hz, Rg=1kΩ, VO=− 20dBm, BPF=100Hz	45	65		dB
Output noise voltage	VNO	VCC=6.0V, Rg=1kΩ, BPF=20Hz to 20kHz		7	20	μV
Power off effect	VO(off)	VCC=4.0V, f=100Hz, Pin 1 to GND, VIN=− 10dBm			− 80	dBm
Mute effect	VO(MT)	VCC=4.0V, f=100Hz, Pin 1 to GND, VIN=− 10dBm			− 80	dBm
Power on current sensitivity	II(on)	VCC=5.0V, V5>0.85V		0.05	2.0	μA
Power off voltage sensitivity	V1(off)	VCC=5.0V, V5>0.1V	0.5	0.6		V
Mute off current sensitivity	II0(off)	VCC=5.0V, V5>0.85V		0.2	2.0	μA
Mute on voltage sensitivity	V10(on)	VCC=5.0V, V5>0.1V	0.5	0.65		V


Note : Quiescent current is the current flowing into pin 6. The current flowing into pin 1 and pin 10 is at the maximum value and calculated from the equation $(V_{pin}-0.5V)/16[V/k\Omega]$, increasing total current.

Equivalent Circuit Block Diagram




LA4536M

Test Circuit











Sample Application Circuit











LA4536M

Pin Functions (V_{CC}=5.0V)









Pin No.	Symbol	Pin voltage	Equivalent circuit	Pin function
1	P/SW1			The system turns on when the V_{CC} is applied to this pin and turns off by connecting this pin to GND.
2 4	IN1 IN2	2.1 2.1		- Input pin connection. - Input impedance is 10kΩ.
3	PRE GND			
5	REF	2.1		2.1V fixed bias is applied to this pin.
6	V _{CC}			
7 9	OUT2 OUT1	2.1 2.1		Output pin connection.
8	POWER GND			
10	MT/SW			The muting function turns on when this pin is connected to GND and turns off by applying the V_{CC} to this pin.



LA4536M




LA4536M




P.S.W ON


P.S.W ON




1V/div M.SW OFF



M.SW OFF



1V/div M.SW ON




M.SW ON

Application Notes

Popping noise reduction

The switching sequence shown below can minimize the popping noise.



A11163

To minimize popping noise, the PWR mute switch should be turned on t_1 (about 0.1s) after power-on and turned off t_2 (about 0.1s) before power-off. Turn on and off the PWR mute switch by applying V_{CC} with the PWR be in on state.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 1998. Specifications and information herein are subject to change without notice.