




**MOTOROLA**

**Designer's Data Sheet**

**N-CHANNEL ENHANCEMENT MODE SILICON GATE  
TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for 120 V line operated high speed power switching applications such as motor controls, switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data —  $I_{DSS}$ ,  $V_{DS(on)}$ ,  $V_{GS(th)}$  and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



**MAXIMUM RATINGS**

Rating	Symbol	MTM10N25 MTP10N25	Unit
Drain-Source Voltage	$V_{DSS}$	250	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0 \text{ M}\Omega$ )	$V_{DGR}$	250	Vdc
Gate - Source Voltage	$V_{GS}$	$\pm 20$	Vdc
Drain Current Continuous	$I_D$	10	Adc
Pulsed	$I_{DM}$	30	
Gate Current — Pulsed	$I_{GM}$	1.5	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	100 0.8	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-65 to 150	$^\circ\text{C}$

**THERMAL CHARACTERISTICS**

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.25	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	$T_L$	275	$^\circ\text{C}$

**Designer's Data for "Worst Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves—representing boundaries on device characteristics—are given to facilitate "worst case" design.


**MTM10N25  
MTP10N25**

10 AMPERE

**N-CHANNEL TMOS  
POWER FET**

$r_{DS(on)} = 0.45 \text{ OHM}$   
250 VOLTS

**MTM10N25**




STYLE 2  
PIN 1: GATE  
2: SOURCE  
CASE: DRAIN

NOTE:  
1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	26.17	—	1.030	—
B	21.38	—	0.839	—
C	9.14	11.18	0.359	0.439
D	1.40	1.50	0.055	0.059
E	1.40	1.50	0.055	0.059
F	10.16	11.18	0.399	0.439
G	10.16	11.18	0.399	0.439
H	1.40	1.50	0.055	0.059
I	1.40	1.50	0.055	0.059
J	10.16	11.18	0.399	0.439
K	11.18	11.18	0.440	0.440
L	2.54	4.13	0.101	0.163
M	2.54	26.17	0.101	1.030
N	1.27	1.27	0.050	0.050
P	1.27	1.27	0.050	0.050
Q	1.27	1.27	0.050	0.050
R	1.27	1.27	0.050	0.050
S	1.27	1.27	0.050	0.050

CASE 1-04  
TO-204AA  
(TO-3 TYPE)

**MTP10N25**



STYLE 0:  
PIN 1: GATE  
2: DRAIN  
L: SOURCE  
A: DRAIN

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	11.18	11.18	0.439	0.439
B	9.14	10.16	0.359	0.400
C	4.00	4.43	0.157	0.174
D	4.00	4.43	0.157	0.174
E	1.27	1.27	0.050	0.050
F	1.27	1.27	0.050	0.050
G	1.27	1.27	0.050	0.050
H	1.27	1.27	0.050	0.050
I	1.27	1.27	0.050	0.050
J	1.27	1.27	0.050	0.050
K	11.18	11.18	0.439	0.439
L	1.27	1.27	0.050	0.050
M	4.00	4.43	0.157	0.174
N	1.27	1.27	0.050	0.050
O	1.27	1.27	0.050	0.050
P	1.27	1.27	0.050	0.050
Q	1.27	1.27	0.050	0.050
R	1.27	1.27	0.050	0.050
S	1.27	1.27	0.050	0.050

CASE 221A-02  
TO-220AB

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Drain-Source Breakdown Voltage ( $V_{GS} = 0, I_D = 5.0 \text{ mA}$ )	$V_{(BR)DSS}$	250	—	Vdc
Zero Gate Voltage Drain Current ( $V_{DS} = 0.85 \text{ Rated } V_{DSS}, V_{GS} = 0$ ) $T_J = 100^\circ\text{C}$	$I_{DSS}$	—	0.25 2.5	mAdc
Gate-Body Leakage Current ( $V_{GS} = 20 \text{ Vdc}, V_{DS} = 0$ )	$I_{GSS}$	—	500	nAdc
<b>ON CHARACTERISTICS*</b>				
Gate Threshold Voltage ( $I_D = 1.0 \text{ mA}, V_{DS} = V_{GS}$ ) $T_J = 100^\circ\text{C}$	$V_{GS(th)}$	2.0 1.5	4.5 4.0	Vdc
Drain-Source On-Voltage ( $V_{GS} = 10 \text{ V}$ ) ( $I_D = 5.0 \text{ Adc}$ ) ( $I_D = 10 \text{ Adc}$ ) ( $I_D = 5.0 \text{ Adc}, T_J = 100^\circ\text{C}$ )	$V_{DS(on)}$	—	2.25 5.60 4.50	Vdc
Static Drain-Source On-Resistance ( $V_{GS} = 10 \text{ Vdc}, I_D = 5.0 \text{ Adc}$ )	$r_{DS(on)}$	—	0.45	Ohms
Forward Transconductance ( $V_{GS} = 15 \text{ V}, I_D = 5.0 \text{ A}$ )	$g_{fs}$	3.0	—	mhos

**SAFE OPERATING AREAS**

Forward Biased Safe Operating Area	FBSOA	See Figure 9
Switching Safe Operating Area	SSOA	See Figure 10

**DYNAMIC CHARACTERISTICS**

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz})$	$C_{iss}$	—	1200	pF
Output Capacitance		$C_{oss}$	—	600	pF
Reverse Transfer Capacitance		$C_{rss}$	—	150	pF

**SWITCHING CHARACTERISTICS\* ( $T_J = 100^\circ\text{C}$ )**

Turn-On Delay Time	$(V_{DS} = 25 \text{ V}, I_D = 5.0 \text{ A}, R_{gen} = 50 \text{ ohms})$ See Figures 1 and 2.	$t_{d(on)}$	—	50	ns
Rise Time		$t_r$	—	250	ns
Turn-Off Delay Time		$t_{d(off)}$	—	100	ns
Fall Time		$t_f$	—	120	ns

**SOURCE DRAIN DIODE CHARACTERISTICS\***

Characteristic	Symbol	Typ	Unit
Forward On-Voltage $I_S = 10 \text{ A}$	$V_{SD}$	1.5	Vdc
Forward Turn-On Time $V_{GS} = 0$	$t_{on}$	50	ns
Reverse Recovery Time	$t_{rr}$	300	ns

\*Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$

**RESISTIVE SWITCHING**

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS



TYPICAL CHARACTERISTICS

FIGURE 3 — OUTPUT CHARACTERISTICS




FIGURE 4 — ON-REGION CHARACTERISTICS




FIGURE 5 — GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE




FIGURE 6 — TRANSFER CHARACTERISTICS




FIGURE 7 — ON RESISTANCE versus DRAIN CURRENT





FIGURE 8 — CAPACITANCE VARIATION



SAFE OPERATING AREA INFORMATION

FIGURE 9 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA





FIGURE 10 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA



FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 9 is based on a case temperature (TC) of 25°C and a maximum junction temperature (TJmax) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (IDM) may be calculated with the aid of the following equation:

$$I_{DM} = I_{D(25^{\circ}C)} \left[ \frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

where

ID(25°C) = the dc drain current at TC = 25°C from Figure 9.

TJ(max) = rated maximum junction temperature

TC = device case temperature

PD = rated power dissipation at TC = 25°C

RθJC = rated steady state thermal resistance

r(t) = normalized thermal response from Figures 11 and 12

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 10, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 10 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$

THERMAL RESPONSE

FIGURE 11 — MTM10N25





FIGURE 12 — MTP10N25



TMOS POWER FET CONSIDERATIONS

**Switching Speed** — The switching speeds of these devices are dependent on the driving impedance. Extremely fast switching speeds can be attained by driving the gate from a voltage source.

**Transfer Characteristics** — The transfer characteristics are linear at drain currents of 2.0Amps (See Figure 6.) Linear amplifiers with high frequency response can be designed using this product.

**Gate Voltage Rating** — Never exceed the gate voltage rating of  $\pm 20$  V. Exceeding the rated  $V_{GS}$  can result in permanent damage to the oxide layer in the gate region.

**Gate Termination** — The gate of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the

devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

**Gate Protection** — These devices do not have an internal monolithic zener diode from gate to source. The addition of an internal zener diode may result in detrimental effects on the reliability of a power MOSFET. If gate protection is required, an external zener diode is recommended.

**Handling and Packaging** — MOS ICs are susceptible to damage from electrostatic charge. Experience has shown that these devices are more rugged than MOS ICs. This is primarily due to the comparatively larger capacitances associated with power devices, however, reasonable precautions in handling and packaging MOS devices should be observed.