



September 1999  
Revised October 1999

## NC7WZ132 TinyLogic™ UHS Dual 2-Input NAND Gate with Schmitt Trigger Inputs (Preliminary)

### General Description

The NC7WZ132 is a dual 2-Input NAND Gate from Fairchild's Ultra High Speed Series of TinyLogic™. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad  $V_{CC}$  operating range. The device is specified to operate over the 1.8V to 5.5V  $V_{CC}$  operating range. The inputs and output are high impedance when  $V_{CC}$  is 0V. Inputs tolerate voltages up to 7V independent of  $V_{CC}$  operating voltage. Schmitt trigger inputs achieve typically 1V hysteresis between the positive-going and negative-going input threshold voltage at 5V  $V_{CC}$ .


### Features

- Space saving US8 8-lead package
- Ultra High Speed;  $t_{PD}$  3.2 ns typ into 50 pF at 5V  $V_{CC}$
- High Output Drive;  $\pm 24$  mA at 3V  $V_{CC}$
- Broad  $V_{CC}$  Operating Range; 1.8V–5.5V
- Matches the performance of LCX when operated at 3.3V  $V_{CC}$
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented
- Schmitt trigger inputs are tolerant of slow changing input signals


### Ordering Code:

Order Number	Package Number	Package Top Mark	Package Description	Supplied As
NC7WZ132K8X	MAB08A	WZD2	8-Lead US8, 0.7mm x 3.1mm x 2.0 mm	3k Units on Tape and Reel

### Logic Symbol



### Connection Diagram



### Pin Descriptions

Pin Names	Description
$A_n, B_n$	Inputs
$Y_n$	Output

### Function Table

$Y = \overline{AB}$

Inputs		Output
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

H = HIGH Logic Level  
L = LOW Logic Level

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

NC7WZ132 TinyLogic™ UHS Dual 2-Input NAND Gate with Schmitt Trigger Inputs (Preliminary)

NC7WZ132

**Absolute Maximum Ratings** (Note 1)

Supply Voltage ( $V_{CC}$ )	-0.5V to +7V
DC Input Voltage ( $V_{IN}$ )	-0.5V to +7V
DC Output Voltage ( $V_{OUT}$ )	-0.5V to +7V
DC Input Diode Current ( $I_{IK}$ ) @ $V_{IN} < -0.5V$	-50 mA
DC Output Diode Current ( $I_{OK}$ ) @ $V_{OUT} < -0.5V$	-50 mA
DC Output Current ( $I_{OUT}$ )	± 50 mA
DC $V_{CC}/GND$ Current ( $I_{CC}/I_{GND}$ )	± 100 mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
Junction Temperature under Bias ( $T_J$ )	150°C
Junction Lead Temperature ( $T_L$ ); (Soldering, 10 seconds)	260°C
Power Dissipation ( $P_D$ ) @ +85°C	TBD

**Recommended Operating Conditions** (Note 2)

Supply Voltage Operating ( $V_{CC}$ )	1.8V to 5.5V
Supply Voltage Data Retention ( $V_{CC}$ )	1.5V to 5.5V
Input Voltage ( $V_{IN}$ )	0V to 5.5V
Output Voltage ( $V_{OUT}$ )	0V to $V_{CC}$
Operating Temperature ( $T_A$ )	-40°C to +85°C
Thermal Resistance ( $\theta_{JA}$ )	TBD

**Note 1:** Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

**Note 2:** Unused inputs must be held HIGH or LOW. They may not float.

**DC Electrical Characteristics**


Symbol	Parameter	$V_{CC}$ (V)	$T_A = +25^\circ\text{C}$			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		Units	Conditions	
			Min	Typ	Max	Min	Max			
$V_P$	Positive Threshold Voltage	1.8	0.7		1.5	0.7	1.5	V		
		2.3	1.0		1.8	1.0	1.8			
		3.0	1.3		2.2	1.3	2.2			
		4.5	1.9		3.1	1.9	3.1			
		5.5	2.2		3.6	2.2	3.6			
$V_N$	Negative Threshold Voltage	1.8	0.25	0.56	0.9	0.25	0.9	V		
		2.3	0.40	0.75	1.15	0.40	1.15			
		3.0	0.6	0.98	1.5	0.6	1.5			
		4.5	1.0	1.42	2.0	1.0	2.0			
		5.5	1.2	1.68	2.3	1.2	2.3			
$V_H$	Hysteresis Voltage	1.8	0.15	0.51	1.0	0.15	1.0	V		
		2.3	0.25	0.62	1.1	0.25	1.1			
		3.0	0.4	0.76	1.2	0.4	1.2			
		4.5	0.6	1.01	1.5	0.6	1.5			
		5.5	0.7	1.20	1.7	0.7	1.7			
$V_{OH}$	HIGH Level Output Voltage	1.8	1.7	1.8		1.7		V	$V_{IN} = V_{IL}$	$I_{OH} = -100 \mu\text{A}$
		2.3	2.2	2.3		2.2				
		3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4				
		5.5	4.4	4.5		4.4				
		2.3	1.9	2.14		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -8 \text{ mA}$ $I_{OH} = -16 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -32 \text{ mA}$
		3.0	2.4	2.75		2.4				
		3.0	2.3	2.62		2.3				
		4.5	3.8	4.13		3.8				
		5.5	3.8	4.13		3.8				
$V_{OL}$	LOW Level Output Voltage	1.8		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	$I_{OL} = 100 \mu\text{A}$
		2.3		0.0	0.1		0.1			
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1			
		5.5		0.0	0.1		0.1			
		2.3		0.10	0.3		0.3		$I_{OL} = 8 \text{ mA}$ $I_{OL} = 16 \text{ mA}$ $I_{OL} = 24 \text{ mA}$ $I_{OL} = 32 \text{ mA}$	
		3.0		0.16	0.4		0.4			
		3.0		0.24	0.55		0.55			
		4.5		0.25	0.55		0.55			
		5.5		0.25	0.55		0.55			
$I_{IN}$	Input Leakage Current	0 to 5.5			±0.1		±1	μA	$V_{IN} = 5.5V, GND$	
$I_{OFF}$	Power Off Leakage Current	0.0			1		10	μA	$V_{IN}$ or $V_{OUT} = 5.5V$	
$I_{CC}$	Quiescent Supply Current	1.8 to 5.5			1		10	μA	$V_{IN} = 5.5V, GND$	

### AC Electrical Characteristics


Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		Units	Conditions	Fig. No.
			Min	Typ	Max	Min	Max			
t <sub>PLH</sub>	Propagation Delay	1.8	2.5		10.7	7.5		ns	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 1 MΩ	Figure 1 Figure 3
t <sub>PHL</sub>		2.5 ± 0.2	1.8		7.4	1.8	8.1			
		3.3 ± 0.3	1.5		5.0	1.5	5.5			
		5.0 ± 0.5	1.0		4.1	1.0	4.5			
t <sub>PLH</sub>	Propagation Delay	3.3 ± 0.3	1.8		6.0	1.8	6.6	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500Ω	Figure 1 Figure 3
t <sub>PHL</sub>		5.0 ± 0.5	1.2		4.9	1.2	5.4			
C <sub>IN</sub>	Input Capacitance	0	TBD					pF		
C <sub>PD</sub>	Power Dissipation Capacitance	3.3	TBD					pF	(Note 3)	Figure 2
		5.0	TBD							

**Note 3:** C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.) C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression:  
 $I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CCstatic})$ .


### AC Loading and Waveforms



C<sub>L</sub> includes load and stray capacitance  
 Input PRR = 1.0 MHz; t<sub>w</sub> = 500 ns  
**FIGURE 1. AC Test Circuit**



**FIGURE 3. AC Waveforms**



Input = AC Waveform; t<sub>r</sub> = t<sub>f</sub> = 1.8 ns;  
 PRR = 10 MHz; Duty Cycle = 50%  
**FIGURE 2. I<sub>CCD</sub> Test Circuit**


NC7WZ132

### Tape and Reel Specification


**Tape Format**

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
K8X	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

**TAPE DIMENSIONS** inches (millimeters)





**REEL DIMENSIONS** inches (millimeters)






Tape Size	A	B	C	D	N	W1	W2	W3
8 mm	7.0 (177.8)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	2.165 (55.00)	0.331 + 0.059/-0.000 (8.40 + 1.50/-0.00)	0.567 (14.40)	W1 + 0.078/-0.039 (W1 + 2.00/-1.00)

**Physical Dimensions** inches (millimeters) unless otherwise noted



LAND PATTERN RECOMMENDATION



DETAIL A

NOTES:

- A. DIMENSIONS ARE IN MILLIMETERS.
- B. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- C. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.
- D. JEDEC REGISTRATION PLANNED, PACKAGE DESCRIPTION MAY CHANGE ACCORDINGLY

**8-Lead US8, 0.7mm x 3.1mm x 2.0 mm  
Package Number MAB08A**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)