



SEFP5N05  
SEFP5N06

# N-CHANNEL POWER MOS TRANSISTORS

## HIGH SPEED SWITCHING APPLICATIONS

These products are diffused multi-cell silicon gate N-Channel enhancement mode Power-Mos field effect transistors.


$V_{DSS}$	$R_{DS(ON)}$	$I_D$
50V/60V	0.6 $\Omega$	5 A

## ABSOLUTE MAXIMUM RATINGS

		SEFP	
		5N05	5N06
$V_{DS}$	Drain-source voltage ( $V_{GS} = 0$ )	50V	60V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20K\Omega$ )	50V	60V
$V_{GS}$	Gate-source voltage	$\pm 20V$	
$I_D$	Drain current (continuous) $T_{case} = 25^\circ C$	5A	
$I_{DM}^{(*)}$	Drain current (pulsed)	10A	
$I_{GM}$	Gate current (pulsed)	1.5A	
$P_{tot}$	Total power dissipation at $T_{case} = 25^\circ C$	50W	
	Derating factor	0.4W/ $^\circ C$	
$T_{stg}$	Storage temperature	-65 to 150 $^\circ C$	
$T_J$	Max. operating junction temperature	150 $^\circ C$	


(\*) Pulse width limited by safe operating area

## INTERNAL SCHEMATIC DIAGRAM



## MECHANICAL DATA

Dimensions in mm



73C 17611 D T-39-11

SEFP5N05  
SEFP5N06

## THERMAL DATA

$R_{th\ j-case}$	Thermal resistance junction-case	max.	2.5°C/W
$T_L$	Maximum lead temperature for soldering purpose		275°C

ELECTRICAL CHARACTERISTICS ( $T_{case} = 25^\circ\text{C}$  unless otherwise specified)

Parameter	Test conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

## OFF

$V_{(BR)\ DSS}$	Drain-source breakdown voltage	$I_D = 5\text{ mA}$ $V_{GS} = 0\text{ V}$ for SEFP5N05 for SEFP5N06		50 60	V V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = 0.85\text{ Rated } V_{DSS}$ $T_J = 100^\circ\text{C}$		250 2.5	$\mu\text{A}$ mA
$I_{GSS}$	Gate-body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20\text{ V}$		500	nA

## ON\*

$V_{GS\ (th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 1\text{ mA}$ $T_J = 100^\circ\text{C}$		2 1.5	4.5 4.0	V V
$R_{DS\ (on)}$	Static drain-source on resistance	$V_{GS} = 10\text{ V}$ $I_D = 2.5\text{ A}$			0.6	$\Omega$
$V_{DS\ (on)}$	Drain-source On voltage	$V_{GS} = 10\text{ V}$ $I_D = 5\text{ A}$ $V_{GS} = 10\text{ V}$ $I_D = 2.5\text{ A}$ $T_J = 100^\circ\text{C}$			3.75 3	V V
$g_{fs}$	Forward transconductance	$V_{DS} = 15\text{ V}$ $I_D = 2.5\text{ A}$		0.75		mho

## DYNAMIC

$C_{iss}$	Input capacitance	$V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$ $V_{GS} = 0$	180	250	pF
$C_{oss}$	Output capacitance			100	pF
$C_{rss}$	Reverse transfer capacitance			40	pF

73C 17612 D T 39-11



**ELECTRICAL CHARACTERISTICS** (continued)

Parameter	Test conditions	Min.	Typ.	Max.	Unit.
-----------	-----------------	------	------	------	-------

**SWITCHING**

$t_d$ (on)	Turn-on delay time	$V_{CC} = 25\text{ V}$ $I_D = 0.5 \text{ Rated } I_D$ $R_{GS} = 50\ \Omega$ $R_L = 50\ \Omega$ (see test circuit)		30		ns
$t_r$	Rise time			50		ns
$t_d$ (off)	Turn-off delay time			50		ns
$t_f$	Fall time			30		ns


**SOURCE DRAIN DIODE**

$V_{SD}$	Forward on voltage	$I_{SD} = \text{Rated } I_D$ $V_{GS} = 0$		2.5		V
$t_{on}$	Forward Turn-on time			150		ns
$t_{rr}$	Reverse recovery time			250		ns


\* Pulsed: pulse duration  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$   
 For typical curves, and clamping inductive load, gate charge, body drain diode trr measurement test circuits see SGSP351 Datasheet.

**SWITCHING TIMES RESISTIVE LOAD**

Test circuit



Waveforms



Pulse width  $\leq 100\ \mu\text{s}$   
 Duty cycle  $\leq 2\%$   
 $V_i = 10\text{ V}$

PROBLEM HARD COPY

C-335