

# TD7603Z, TD7603F

## FREQUENCY SYNTHESIZERS FOR TV / CATV

The TD7603Z, TD7603F is a single-chip frequency synthesizer IC, which can configure high-performance frequency synthesizer systems in combination with a  $\mu$ CPU controller.

This IC integrates high input sensitivity ECL prescaler, I<sup>2</sup>L programmable counter, PLL logic and bandswitch drive decoder in a small package.


### FEATURES

- High-sensitivity input
  - $f_{in} = 80\sim 100\text{MHz}$  : -20dBmW (50 $\Omega$ ) (Min.)
  - $f_{in} = 0.1\sim 1\text{GHz}$  : -27dBmW (50 $\Omega$ ) (Min.)
  - $f_{in} = 1\sim 1.3\text{GHz}$  : -17dBmW (50 $\Omega$ ) (Min.)
- 5V single power supply operation.
- Wide operating frequency range : 1.3GHz
- Simple control bus line : I<sup>2</sup>C bus
- Bandswitch driver : 4 channels
- The frequency step, maximum operating frequency will be as follows.

| CRYSTAL OSCILLATOR FREQUENCY | FREQUENCY STEP | MAXIMUM OPERATING |
|------------------------------|----------------|-------------------|
| 4.0MHz                       | 62.5kHz        | 1.3GHz            |
| 3.2MHz                       | 50kHz          | 1.3GHz            |
| 4.0MHz                       | 31.25kHz       | 1.0GHz            |

- The data power-on reset function.

(Note) These devices are easy to be damaged by high static voltage or electric fields.  
In regards to this, please handle with care.



Weight  
 SZIP21-P-0.89 : 1.00g (Typ.)  
 SOP20-P-300-1.27 : 0.25g (Typ.)

961001EBA1


● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

● The products described in this document are subject to foreign exchange and foreign trade control laws.


● The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

● The information contained herein is subject to change without notice.

**BLOCK DIAGRAM**  
TD7603Z








TD7603F








**PIN FUNCTIONS**

(Pin numbers is indicated in the case of TD7603F flat package)

| PIN No.                | PIN NAME                       | FUNCTION   | INTERNAL CIRCUIT     |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
|------------------------|--------------------------------|--|----------------------|----------------------|--------------------|-------------------------------|---------------------|--------------------------------|--|--------------------|--|--------|---|---|-----------------------|---|---|----------|---|---|--------|---|---|---------------------|----------------|-----------|-------|-----------|-------|------------|-------|---|
| 1                      | Test Pin 1                     | <p>This pin switches between NORMAL and TEST modes.</p> <table border="1" data-bbox="345 472 812 604"> <thead> <tr> <th>VOLTAGE FOR THIS PIN</th> <th>MODE</th> </tr> </thead> <tbody> <tr> <td>GND (Or Low Level)</td> <td>Operating Mode for normal use</td> </tr> <tr> <td>VCC (Or High Level)</td> <td>TEST Mode</td> </tr> </tbody> </table> <p>Operating (NORMAL) mode can be selected even if this pin is left open.<br/>However, we recommend connecting this pin to one level or the other.</p>   | VOLTAGE FOR THIS PIN | MODE                 | GND (Or Low Level) | Operating Mode for normal use | VCC (Or High Level) | TEST Mode                      |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| VOLTAGE FOR THIS PIN   | MODE                           |  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| GND (Or Low Level)     | Operating Mode for normal use  |  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| VCC (Or High Level)    | TEST Mode                      |  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| 2                      | Address Setting Pin            | <p>The Function of this pin varies according to the setting of pin 1.<br/>The following table shows the details.</p> <table border="1" data-bbox="345 861 873 961"> <thead> <tr> <th>PIN 1 SETTING</th> <th>FUNCTION OF THIS PIN</th> </tr> </thead> <tbody> <tr> <td>NORMAL Mode</td> <td>Sets the subaddress</td> </tr> <tr> <td>TEST Mode</td> <td>Selects TEST1, TEST2, or TEST3</td> </tr> </tbody> </table> <p>The DC voltage supplied to this pin sets the subaddress.</p> <table border="1" data-bbox="345 1060 792 1285"> <thead> <tr> <th>DC VOLTAGE TO THIS PIN</th> <th colspan="2">SUBADDRESS SETTING</th> </tr> </thead> <tbody> <tr> <td>0~0.5V</td> <td>0</td> <td>1</td> </tr> <tr> <td>2.0~3.0V<br/>(Or Open)</td> <td>1</td> <td>0</td> </tr> <tr> <td>4.5~5.0V</td> <td>1</td> <td>1</td> </tr> <tr> <td>0~5.0V</td> <td>0</td> <td>1</td> </tr> </tbody> </table> <p>The DC voltage supplied to this pin performs the TEST switching.</p> <table border="1" data-bbox="345 1371 816 1507"> <thead> <tr> <th>VOLTAGE TO THIS PIN</th> <th>TEST SWITCHING</th> </tr> </thead> <tbody> <tr> <td>Low Level</td> <td>TEST1</td> </tr> <tr> <td>Low Level</td> <td>TEST2</td> </tr> <tr> <td>High Level</td> <td>TEST3</td> </tr> </tbody> </table> | PIN 1 SETTING        | FUNCTION OF THIS PIN | NORMAL Mode        | Sets the subaddress           | TEST Mode           | Selects TEST1, TEST2, or TEST3 | DC VOLTAGE TO THIS PIN   | SUBADDRESS SETTING |  | 0~0.5V | 0 | 1 | 2.0~3.0V<br>(Or Open) | 1 | 0 | 4.5~5.0V | 1 | 1 | 0~5.0V | 0 | 1 | VOLTAGE TO THIS PIN | TEST SWITCHING | Low Level | TEST1 | Low Level | TEST2 | High Level | TEST3 |  |
| PIN 1 SETTING          | FUNCTION OF THIS PIN           |  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| NORMAL Mode            | Sets the subaddress            |  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| TEST Mode              | Selects TEST1, TEST2, or TEST3 |  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| DC VOLTAGE TO THIS PIN | SUBADDRESS SETTING             |  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| 0~0.5V                 | 0                              | 1  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| 2.0~3.0V<br>(Or Open)  | 1                              | 0  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| 4.5~5.0V               | 1                              | 1  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| 0~5.0V                 | 0                              | 1  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| VOLTAGE TO THIS PIN    | TEST SWITCHING                 |  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| Low Level              | TEST1                          |  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| Low Level              | TEST2                          |  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |
| High Level             | TEST3                          |  |                      |                      |                    |                               |                     |                                |  |                    |  |        |   |   |                       |   |   |          |   |   |        |   |   |                     |                |           |       |           |       |            |       |   |

| PIN No.          | PIN NAME                | FUNCTION  | INTERNAL CIRCUIT   |  |                      |             |  |                              |            |       |   |       |               |       |  |   |
|------------------|-------------------------|---|--|--|----------------------|-------------|--|------------------------------|------------|-------|---|-------|---------------|-------|--|---|
| 3                | Serial Data Input Pin   | <p>The Function of this pin varies according to the setting of pin 1. The following table shows the details.</p> <table border="1" data-bbox="345 436 906 636"> <thead> <tr> <th colspan="2">SETTING OF PIN 1</th> <th>FUNCTION OF THIS PIN</th> </tr> </thead> <tbody> <tr> <td colspan="2">NORMAL Mode</td> <td>Serial data input pin</td> </tr> <tr> <td rowspan="3">TEST Modes</td> <td>TEST1</td> <td>Main counter output pin</td> </tr> <tr> <td>TEST2</td> <td>Same as TEST1</td> </tr> <tr> <td>TEST3</td> <td>Input pin for external phase comparator compare signal</td> </tr> </tbody> </table> <p>When this pin is used for serial data input, the characteristics of the pin are as follows :<br/>The input level threshold voltage is approximately 2.3V. The maximum current output from this pin is around 50<math>\mu</math>A.</p> | SETTING OF PIN 1   |  | FUNCTION OF THIS PIN | NORMAL Mode |  | Serial data input pin        | TEST Modes | TEST1 | Main counter output pin   | TEST2 | Same as TEST1 | TEST3 | Input pin for external phase comparator compare signal   |   |
| SETTING OF PIN 1 |                         | FUNCTION OF THIS PIN  |  |  |                      |             |  |                              |            |       |   |       |               |       |  |   |
| NORMAL Mode      |                         | Serial data input pin   |  |  |                      |             |  |                              |            |       |   |       |               |       |  |   |
| TEST Modes       | TEST1                   | Main counter output pin   |  |  |                      |             |  |                              |            |       |   |       |               |       |  |   |
|                  | TEST2                   | Same as TEST1   |  |  |                      |             |  |                              |            |       |   |       |               |       |  |   |
|                  | TEST3                   | Input pin for external phase comparator compare signal  |  |  |                      |             |  |                              |            |       |   |       |               |       |  |   |
| 4                | Serial Clock Input Pin  | <p>The function of this pin varies according to the setting of pin 1. The following table show the details.</p> <table border="1" data-bbox="345 919 906 1178"> <thead> <tr> <th colspan="2">SETTING OF PIN 1</th> <th>FUNCTION OF THIS PIN</th> </tr> </thead> <tbody> <tr> <td colspan="2">NORMAL Mode</td> <td>Serial clock pulse input pin</td> </tr> <tr> <td rowspan="3">TEST Modes</td> <td>TEST1</td> <td>Reference signal (Crystal oscillator output divided by 2<sup>9</sup> = 512) output pin</td> </tr> <tr> <td>TEST2</td> <td>Same as TEST1</td> </tr> <tr> <td>TEST3</td> <td>Input pin for external phase comparator reference signal</td> </tr> </tbody> </table>  | SETTING OF PIN 1   |  | FUNCTION OF THIS PIN | NORMAL Mode |  | Serial clock pulse input pin | TEST Modes | TEST1 | Reference signal (Crystal oscillator output divided by 2 <sup>9</sup> = 512) output pin | TEST2 | Same as TEST1 | TEST3 | Input pin for external phase comparator reference signal |  |
| SETTING OF PIN 1 |                         | FUNCTION OF THIS PIN  |  |  |                      |             |  |                              |            |       |   |       |               |       |  |   |
| NORMAL Mode      |                         | Serial clock pulse input pin  |  |  |                      |             |  |                              |            |       |   |       |               |       |  |   |
| TEST Modes       | TEST1                   | Reference signal (Crystal oscillator output divided by 2 <sup>9</sup> = 512) output pin   |  |  |                      |             |  |                              |            |       |   |       |               |       |  |   |
|                  | TEST2                   | Same as TEST1   |  |  |                      |             |  |                              |            |       |   |       |               |       |  |   |
|                  | TEST3                   | Input pin for external phase comparator reference signal  |  |  |                      |             |  |                              |            |       |   |       |               |       |  |   |
| 5                | Logic System VCC Pin    | <p>Logic circuit power supply pin. Supply 5V ± 0.5V to this pin from an external source. Connect a bypass capacitor between this pin and pin 8.</p>   | <p style="text-align: center;">—</p>   |  |                      |             |  |                              |            |       |   |       |               |       |  |   |
| 6<br>7           | Crystal Oscillator Pins | <p>These pins connect the crystal oscillator to generate the reference signal. The signal from the pins has a large amplitude (around 800mV<sub>p-p</sub>). Therefore, be sure to use pin 8 as the crystal oscillator GND. If pin 16 is inadvertently used as the crystal oscillator GND, high-frequency circuitry may malfunction.</p>   |  |  |                      |             |  |                              |            |       |   |       |               |       |  |   |

| PIN No.              | PIN NAME  | FUNCTION   | INTERNAL CIRCUIT   |  |                        |             |  |   |            |       |   |       |   |       |                                       |   |
|----------------------|---|--|--|--|------------------------|-------------|--|---|------------|-------|---|-------|---|-------|---------------------------------------|---|
| 8                    | Logic System GND  | This is the logic circuit GND pin. Connect a bypass capacitor between this pin and pin 5. Be sure to electrically isolate the circuit where this pin is connected and the circuit where pin 16 is connected.   | —  |  |                        |             |  |   |            |       |   |       |   |       |                                       |   |
| 9<br>10              | Frequency / Phase Comparator Output Pins  | <p>The function of these pins varies according to the setting of pin 1. The following table shows the details.</p> <table border="1" data-bbox="349 604 911 831"> <thead> <tr> <th colspan="2">SETTING OF PIN 1</th> <th>FUNCTION OF THESE PINS</th> </tr> </thead> <tbody> <tr> <td colspan="2">NORMAL Mode</td> <td>Frequency / phase comparator output pin</td> </tr> <tr> <td rowspan="3">TEST Modes</td> <td>TEST1</td> <td>—</td> </tr> <tr> <td>TEST2</td> <td>—</td> </tr> <tr> <td>TEST3</td> <td>Checks operation of phase comparator.</td> </tr> </tbody> </table> <p>The frequency / phase comparator output is the result of comparing the frequency and phase of the reference signal and the high-frequency input signal. The result is supplied to the current pump circuit as the error signal. Pin 9 supplies the output of the current pump circuit to the tuner.</p> | SETTING OF PIN 1   |  | FUNCTION OF THESE PINS | NORMAL Mode |  | Frequency / phase comparator output pin | TEST Modes | TEST1 | — | TEST2 | — | TEST3 | Checks operation of phase comparator. |  |
| SETTING OF PIN 1     |   | FUNCTION OF THESE PINS   |  |  |                        |             |  |   |            |       |   |       |   |       |                                       |   |
| NORMAL Mode          |   | Frequency / phase comparator output pin  |  |  |                        |             |  |   |            |       |   |       |   |       |                                       |   |
| TEST Modes           | TEST1   | —  |  |  |                        |             |  |   |            |       |   |       |   |       |                                       |   |
|                      | TEST2   | —  |  |  |                        |             |  |   |            |       |   |       |   |       |                                       |   |
|                      | TEST3   | Checks operation of phase comparator.  |  |  |                        |             |  |   |            |       |   |       |   |       |                                       |   |
| 11<br>12<br>13<br>14 | Band Switching Pins   | These pins output the band switch signal to the band switch driver. The operation of the driver switches the tuner reception band. Any of the drivers can be activated independently (separately). Connect pins not in use to the band switching power supply line.  |  |  |                        |             |  |   |            |       |   |       |   |       |                                       |   |
| 15<br>17             | RF Differential Input Reference Bias Pin 17, Local Oscillator (built into tuner) Input Pin 15 | To stop interference from unnecessary external signals via pin 15, and to prevent unnecessary oscillation related to pin 15, make the circuit pattern or wiring connected to pin 15 as short as possible. This also applies to pin 17. In addition, connect a bypass capacitor between pins 17 and 16.   |  |  |                        |             |  |   |            |       |   |       |   |       |                                       |   |

| PIN No.          | PIN NAME                            | FUNCTION   | INTERNAL CIRCUIT |  |                      |             |  |   |            |       |  |       |  |       |  |   |
|------------------|-------------------------------------|--|------------------|--|----------------------|-------------|--|---|------------|-------|--|-------|--|-------|--|---|
| 16               | High-frequency System GND Pin       | This is the ground pin for high-frequency circuits. Connect one bypass capacitor between this pin and pin 17, and another between this pin and pin 18. Electrically isolate the GND circuit of this pin and the GND circuit of pin 8.  | —                |  |                      |             |  |   |            |       |  |       |  |       |  |   |
| 18               | High-frequency System VCC           | This is the high-frequency circuit power supply pin. Supply $5V \pm 0.5V$ to this pin from an external source. Connect a bypass capacitor between this pin and pin 8.  | —                |  |                      |             |  |   |            |       |  |       |  |       |  |   |
| 19               | Test Pin                            | <p>The function of this pin varies according to the setting of pin 1. The following table shows the details.</p> <table border="1" data-bbox="345 768 911 936"> <thead> <tr> <th colspan="2">SETTING OF PIN 1</th> <th>FUNCTION OF THIS PIN</th> </tr> </thead> <tbody> <tr> <td colspan="2">NORMAL Mode</td> <td>Use prohibited (Left open)</td> </tr> <tr> <td rowspan="3">TEST Modes</td> <td>TEST1</td> <td>Use prohibited (Left open)</td> </tr> <tr> <td>TEST2</td> <td>Main counter Input pin</td> </tr> <tr> <td>TEST3</td> <td>Use prohibited (Left open)</td> </tr> </tbody> </table> <p>In TEST mode (TEST2), this pin can input an external signal direct to the main counter, bypassing the 1/8 prescaler.</p>  | SETTING OF PIN 1 |  | FUNCTION OF THIS PIN | NORMAL Mode |  | Use prohibited (Left open)  | TEST Modes | TEST1 | Use prohibited (Left open)             | TEST2 | Main counter Input pin                 | TEST3 | Use prohibited (Left open)   |     |
| SETTING OF PIN 1 |                                     | FUNCTION OF THIS PIN   |                  |  |                      |             |  |   |            |       |  |       |  |       |  |   |
| NORMAL Mode      |                                     | Use prohibited (Left open)   |                  |  |                      |             |  |   |            |       |  |       |  |       |  |   |
| TEST Modes       | TEST1                               | Use prohibited (Left open)   |                  |  |                      |             |  |   |            |       |  |       |  |       |  |   |
|                  | TEST2                               | Main counter Input pin   |                  |  |                      |             |  |   |            |       |  |       |  |       |  |   |
|                  | TEST3                               | Use prohibited (Left open)   |                  |  |                      |             |  |   |            |       |  |       |  |       |  |   |
| 20               | $\overline{\text{LOCK}}$ Output Pin | <p>The function of this pin varies according to the setting of pin 1. The following table shows the details.</p> <table border="1" data-bbox="345 1150 919 1581"> <thead> <tr> <th colspan="2">SETTING OF PIN 1</th> <th>FUNCTION OF THIS PIN</th> </tr> </thead> <tbody> <tr> <td colspan="2">NORMAL Mode</td> <td>Connect a pull-up resistor between this pin and the VCC pin. When the PLL circuit is locked, the output of this pin is low level.</td> </tr> <tr> <td rowspan="3">TEST Modes</td> <td>TEST1</td> <td>TEST mode (TEST1 and TEST2) switching.</td> </tr> <tr> <td>TEST2</td> <td>TEST mode (TEST1 and TEST2) switching.</td> </tr> <tr> <td>TEST3</td> <td>Output a high-frequency input signal divided by 256. This signal is used to measure the prescaler input sensitivity.</td> </tr> </tbody> </table> | SETTING OF PIN 1 |  | FUNCTION OF THIS PIN | NORMAL Mode |  | Connect a pull-up resistor between this pin and the VCC pin. When the PLL circuit is locked, the output of this pin is low level. | TEST Modes | TEST1 | TEST mode (TEST1 and TEST2) switching. | TEST2 | TEST mode (TEST1 and TEST2) switching. | TEST3 | Output a high-frequency input signal divided by 256. This signal is used to measure the prescaler input sensitivity. |  |
| SETTING OF PIN 1 |                                     | FUNCTION OF THIS PIN   |                  |  |                      |             |  |   |            |       |  |       |  |       |  |   |
| NORMAL Mode      |                                     | Connect a pull-up resistor between this pin and the VCC pin. When the PLL circuit is locked, the output of this pin is low level.  |                  |  |                      |             |  |   |            |       |  |       |  |       |  |   |
| TEST Modes       | TEST1                               | TEST mode (TEST1 and TEST2) switching.   |                  |  |                      |             |  |   |            |       |  |       |  |       |  |   |
|                  | TEST2                               | TEST mode (TEST1 and TEST2) switching.   |                  |  |                      |             |  |   |            |       |  |       |  |       |  |   |
|                  | TEST3                               | Output a high-frequency input signal divided by 256. This signal is used to measure the prescaler input sensitivity.   |                  |  |                      |             |  |   |            |       |  |       |  |       |  |   |

**MAXIMUM RATINGS (Ta = 25°C)**

| CHARACTERISTIC        | SYMBOL           | RATING               | UNIT             |
|-----------------------|------------------|----------------------|------------------|
| Power Supply Voltage  | V <sub>CC</sub>  | 6.5                  | V                |
| ECL Input Voltage     | V <sub>in1</sub> | 2.0                  | V <sub>p-p</sub> |
| Logic Input Voltage   | V <sub>in2</sub> | -0.3~V <sub>CC</sub> | V                |
| Power Dissipation     | P <sub>D</sub>   | (Note 1)             | mW               |
| Operating Temperature | T <sub>opr</sub> | -20~75               | °C               |
| Storage Temperature   | T <sub>stg</sub> | -55~150              | °C               |

(Note 1) TD7603Z : 890mW  
 TD7603F : 925mW

(Note 2) When using the device at above Ta = 25°C, decrease the power dissipation by 7.2mW for TD7603Z and 7.4mW for TD7603F for each increase of 1°C.

(Note 3) These devices are easy to be damaged by high static voltage or electric fields. In regards to this, please handle with care.

**RECOMMENDED POWER SUPPLY VOLTAGE**

| PIN No. |     | PIN NAME                           | MIN. | TYP. | MAX. | UNIT |
|---------|-----|------------------------------------|------|------|------|------|
| FLP     | ZIP |                                    |      |      |      |      |
| 18      | 14  | V <sub>CC</sub> (ECL)              | 4.5  | 5.0  | 5.5  | V    |
| 5       | 21  | V <sub>CC</sub> (I <sup>2</sup> L) | 4.5  | 5.0  | 5.5  | V    |

ELECTRICAL CHARACTERISTICS (Unless otherwise specified,  $V_{CC} = 5V$ ,  $T_a = 25^\circ C$ )

| CHARACTERISTIC                       |                    | SYMBOL     | TEST CIRCUIT | TEST CONDITIONS                | MIN. | TYP. | MAX. | UNIT                   |
|--------------------------------------|--------------------|------------|--------------|--------------------------------|------|------|------|------------------------|
| Power Supply Current                 | (ECL)              | $I_{CC1}$  | 2            | —                              | 17   | 29   | 41   | mA                     |
|                                      | (I <sup>2</sup> L) | $I_{CC2}$  | 2            |                                | 8    | 15   | 23   |                        |
| Maximum Band Switching Voltage       |                    | $V_B$ MAX. | —            | Bands1~4                       | 12   | —    | 15   | V                      |
| Maximum Band Switching Input Current |                    | $I_B$ MAX. | —            | $V_{CC} = 5V$                  | 0.7  | —    | 2.2  | mA                     |
| DC Voltage                           |                    | $V_{15}$   | —            | (Flat Package)                 | 1.7  | 2.0  | 2.3  | V                      |
|                                      |                    | $V_{17}$   | —            | (Flat Package)                 | 1.7  | 2.0  | 2.3  |                        |
| DC Current High Level                |                    | $I_{IH}$   | —            | $V_{in} = 5V$ (Note 1)         | —    | 180  | 300  | $\mu A$                |
| Input Voltage                        | High Level         | $V_{IH}$   | —            | (Note 1)                       | 3.0  | —    | —    | V                      |
|                                      | Low Level          | $V_{IL}$   | —            |                                | —    | —    | 0.8  |                        |
| Output Voltage                       | High Level         | $V_{OH}$   | 1            | (Note 2)                       | 3.8  | —    | —    | V                      |
|                                      | Low Level          | $V_{OL}$   | 1            |                                | —    | —    | 0.5  |                        |
| Input Current                        | High Level         | $I_{IH}$   | —            | $V_{in} = 5V$                  | —    | —    | 10   | $\mu A$                |
|                                      | Low Level          | $I_{IL}$   | —            | $V_{in} = 0V$                  | —    | —    | -20  |                        |
| N/F Leak Current                     |                    | $I_L$      | —            | (Note 3)                       | -0.2 | —    | 0.2  | $\mu A$                |
| RF Input Sensitivity                 |                    | $V_{in1}$  | 3            | 800-100MHz                     | -24  | —    | 3    | dBmW<br>(50 $\Omega$ ) |
|                                      |                    | $V_{in2}$  | 3            | 100-1000MHz                    | -27  | —    | 3    |                        |
|                                      |                    | $V_{in3}$  | 3            | 1000-1300MHz                   | -17  | —    | 3    |                        |
| Data Input Timing                    |                    | —          | —            | See 4. data input timing chart | —    | —    | —    | —                      |

(Note 1) Applicable for TEST1 clock and  $\overline{LOCK}$  in input mode.


(Note 2) Applicable for data clock and  $\overline{LOCK}$  in output mode.

(Note 3) Pin 10 : 2.1V, Pin 9 : Open (F package)


**TEST MODE** (Pin numbers is indicated in the case of TD7603F flat package.)

|                                   | NORMAL                   | MODE1                   | MODE2                   | MODE3                     |
|-----------------------------------|--------------------------|-------------------------|-------------------------|---------------------------|
| TEST1 (Pin 1)                     | L                        | H                       | H                       | H                         |
| Address Specification (Pin 2)     | Subaddress               | L                       | L                       | H                         |
| $\overline{\text{LOCK}}$ (Pin 20) | $\overline{\text{LOCK}}$ | H<br>(Pin 15 input)     | L<br>(Pin 19 input)     | 1 / 256<br>(Pin 15 input) |
| CLOCK (Pin 4)                     | Clock input              | Reference signal output | Reference signal output | PD reference signal input |
| DATA (Pin 3)                      | Data input               | Main counter output     | Main counter output     | PD compare signal input   |
| TEST2 (Pin 19)                    | Inhibit                  | Inhibit                 | Divider input           | Inhibit                   |
| RF INPUT (Pin 15)                 | RF input                 | RF input                | Inhibit                 | RF input                  |


**TEST CIRCUIT 1 : TEST Mode** (Pin numbers are for the flat package.)




**TEST CIRCUIT 2 : Power supply current measuring circuit** (Pin numbers are for the flat package.)



TEST CIRCUIT 3 : Input sensitivity measuring circuit (Pin numbers are for the flat package.)



DATA INPUT TIMING CHART



| ADDRESS          | MAIN ADDRESS |     |             |             |                             | SUBADDRESS (NOTE 1) |       | 0     | A (NOTE 2) |
|------------------|--------------|-----|-------------|-------------|-----------------------------|---------------------|-------|-------|------------|
|                  | 1            | 1   | 0           | 0           | 0                           | MA1                 | MA2   |       |            |
| DIVIDER DATA (1) | 0            | MSB |             |             | MAN COUNTER DATA (10BIT)    |                     |       |       | A          |
| DIVIDER DATA (2) |              |     |             |             | SWALLOW COUNTER DATA (5BIT) |                     |       | LSB   | A          |
| TEST DATA        | * (NOTE 3)   | *   | CL (NOTE 4) | PS (NOTE 5) | *                           | *                   | *     | *     | A          |
| BAND DATA        | *            | *   | *           | *           | BAND SWITCHING DATA (4BIT)  |                     |       |       | A          |
|                  |              |     |             |             | BAND4                       | BAND3               | BAND2 | BAND1 |            |

(NOTE 1) SUBADDRESS SELECTOR

V<sub>CC</sub> = 5V

| MA1 | MA2 | VOLTAGE APPLIED TO ADDRESS SELECTOR |
|-----|-----|-------------------------------------|
| 0   | 0   | GND~0.5V                            |
| 0   | 1   | GND~5.0V (Anywhere in this range)   |
| 1   | 0   | 2.0~3.0V (Can be left open)         |
| 1   | 1   | 4.5~5.0V                            |

(NOTE 2) A is the acknowledge bit. As WRITE mode only is supported, the TD7603 sends this bit by setting serial data to low impedance.

(NOTE 3) An asterisk (\*) indicates "don't care".


(NOTE 4) CL performs reference signal switching. "0" indicates crystal oscillator / 2<sup>9</sup>. "1" indicates crystal oscillator / 2<sup>10</sup>.

(NOTE 5) The PS bit can be used to cut current to the preamp and prescaler when the IC is not operating. "0" indicates normal operation. "1" indicates preamp and prescaler not operating.


**OUTLINE OF I<sup>2</sup>C BUS CONTROL FORMAT**

The TD7603Z bus control format conforms with the Philips I<sup>2</sup>C bus control format.


**Data transfer format**




**(1) Start, stop conditions**



**(2) Bit transfer**



**(3) Acknowledge response**




**(4) Slave addresses**


| A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/W |
|----|----|----|----|----|----|----|-----|
| 1  | 1  | 0  | 0  | 0  | *  | *  | 0   |

Purchase of TOSHIBA I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Tights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

SYSTEM APPLICATION DIAGRAM (For F-package)




SYSTEM APPLICATION DIAGRAM (For Z-package)



OUTLINE DRAWING  
SZIP21-P-0.89


Unit : mm



Weight : 1.00g (Typ.)

OUTLINE DRAWING  
SOP20-P-300-1.27

Unit : mm



Weight : 0.25g (Typ.)