

Description

The μPD71059 is a low-power CMOS programmable interrupt control unit for microcomputer systems. It can process eight interrupt request inputs, allocating a priority level to each one. It transfers the interrupt with the highest priority to the CPU, along with interrupt address information. By cascading up to eight slave μPD71059s to a master μPD71059, a system can process up to 64 interrupt requests. System scale, interrupt routine address, interrupt request priority, and masking are all under complete program control.

Features


- ☐ μPD8085A compatible (CALL mode)
- ☐ μPD70108/70116 compatible (vector mode)
- ☐ Eight interrupt request inputs per chip
- ☐ Up to 64 interrupt request inputs per system (extended mode)

- ☐ Edge- or level-triggered interrupt request inputs
- ☐ Each interrupt maskable
- ☐ Programmable priority level
- ☐ Polling operation
- ☐ Single +5 V ±10% power supply
- ☐ Industrial temperature range: -40 to +85 °C
- ☐ CMOS technology
- ☐ 8 MHz and 10 MHz

Ordering Information

Part Number	Package Type	Clock (MHz)
μPD71059C	28-pin plastic DIP	8
C-10		10
μPD71059G	44-pin plastic miniflat	8
G-10		10
μPD71059L	28-pin PLCC	8
L-10		10

Block Diagram



40105C-400