



Pin Assignment in Piggyback Mode (Top View) 100-pin QFP package




- Note)** 1. NC (Pin 88) must be left open. However, use this pin for FLASH EEPROM incorporated version.
 2. Vss and AVss (Pins 15, 41, 57, 70 and 90) must be connected to GND.
 3. VDD and AVDD (Pins 44, 72 and 89) must be connected to VDD.

Pin Assignment in Evaluator Mode (Top View) 100-pin QFP package




- Note**
1. NC (Pin 88) must be left open. However, use this pin for FLASH EEPROM incorporated version.
 2. Vss and AVss (Pins 15, 41, 57, 70 and 90) must be connected to GND.
 3. VDD and AVDD (Pins 44, 72 and 89) must be connected to VDD.

Pin Assignment in Piggyback Mode (Top View) 100-pin LQFP package



- Note)** 1. NC (Pin 86) must be left open. However, use this pin for FLASH EEPROM incorporated version.
2. Vss and AVss (Pins 13, 39, 55, 68 and 88) must be connected to GND.
3. VDD and AVDD (Pins 42, 70 and 87) must be connected to VDD.

Pin Assignment in Evaluator Mode (Top View) 100-pin LQFP package




- Note)**
1. NC (Pin 86) must be left open. However, use this pin for FLASH EEPROM incorporated version.
 2. Vss and AVss (Pins 13, 39, 55, 68 and 88) must be connected to GND.
 3. VDD and AVDD (Pins 42, 70 and 87) must be connected to VDD.

EPROM Read Timing

($T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 2.7$ to 3.3V , $V_{SS} = 0\text{V}$)

Item	Symbol	Pins	Min.	Max.	Unit
Address → data Input delay time	t_{ACC}	A0 to A23 D0 to D15		50	ns
Address → data hold time	t_{IH}	A0 to A23 D0 to D15	0		ns





Product List

Type	Piggy/evaluation chip	
Product name	CXP971000-U01Q	CXP971000-U01R
Package	100-pin ceramic PQFP (QFP supported)	100-pin ceramic PQFP (LQFP supported)
ROM capacity	EPROM 512K bytes	
Reset pin pull-up resistor	Existent	

Switching of Piggyback Mode and Evaluator Mode

Piggyback mode can be used by setting two LCC-type EPROM (for upper bytes, for lower byte) and connecting to the connector of top of the chip.


Evaluator mode can be used by connecting in-circuit emulator CPU probe to the connector of top of the chip.



Notes on PK6 Usage

FLASH EEPROM incorporated PK6 is also used as flash mode setting function. Note the followings:


1. "H" is output to PK6 during a reset. That is driven at comparatively high impedance (approximately 150kΩ), and take care that V_{OH} should not fall under $0.7V_{DD}$ by the partial pressure with external circuit load impedance.
2. When using software reset functions, PK6 may not rise enough during a reset. Switching PK6 to "H" output prior to software reset execution or connecting pull-up resistor is recommended.



Mask ROM and piggy/evaluation chip do not have flash mode setting function. Considering that EEPROM incorporated type is used, above countermeasure should be performed.

Package Outline Unit: mm

100PIN PQFP(CERAMIC)




PACKAGE STRUCTURE

SONY CODE	PQFP-100C-L04
EIAJ CODE	AQFP100-C-0000
JEDEC CODE	—————

PACKAGE MATERIAL	CERAMIC
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	4.9g

100PIN PQFP(CERAMIC)



PACKAGE STRUCTURE

SONY CODE	PQFP-100C-L03
EIAJ CODE	AQFP100-C-0000
JEDEC CODE	_____

PACKAGE MATERIAL	CERAMIC
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	2.7g



LittleDiode supplies new, hard to find or obsolete electronic components and semiconductors all over the world.

With over two million different components listed you are sure to find the part you need.

Feel free to visit us today at our online store:

LittleDiode.com

Looking forward to providing you with the best possible service.