


CXP82432A/82440A

CMOS 8-bit Single Chip Microcomputer

Description

The CXP82432A/82440A is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, capture timer counter, fluorescent display tube controller/driver, remote control reception circuit, CTL duty detection circuit, 14-bit PWM output and high-speed output circuit besides the basic configurations of 8-bit CPU, ROM, RAM, and I/O port.

The CXP82432A/82440A also provides sleep/stop function that enables lower power consumption.




Structure
Silicon gate CMOS IC

Features


- Wide-range instruction system (213 instructions) to cover various types of data
 - 16-bit arithmetic/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle
 - 400ns at 10MHz operation
(122µs at 32kHz operation)
- Incorporated ROM capacity
 - 32K bytes (CXP82432A)
40K bytes (CXP82440A)
- Incorporated RAM capacity
 - 1120 bytes (including fluorescent display area)
- Peripheral functions
 - A/D converter
 - 8-bit, 8-channel, successive approximation method
(Conversion time of 32µs/10MHz)
 - Serial interface
 - 8-bit, 8-stage FIFO incorporated
(Auto transfer for 1 to 8 bytes), 1 channel
 - 8-bit clock synchronized type, 1 channel
 - Timers
 - 8-bit timer, 8-bit timer/counter, 19-bit time base timer
 - 16-bit capture timer/counter, 32kHz timer/counter
 - Fluorescent display tube controller/driver
 - Maximum of 384 segments display possible
 - 1 to 16-digit dynamic display
 - Dimmer function
 - High voltage drive output (40V)
 - Incorporated pull-down resistor (Mask option)
 - Hardware key scan function
 - Maximum of 16 x 8 key matrix compatible
- Remote control reception circuit
 - Incorporated noise elimination circuit
- PWM output circuit
 - 8-bit pulse measuring counter, 6-stage FIFO
- CTL duty detection circuit
 - 14 bits, 1 channel
- High-speed output circuit
 - Precision of 800ns at 10MHz, 4 outputs
- Interruption
 - 19 factors, 15 vectors, multi-interruption possible
- Standby mode
 - SLEEP/STOP
- Package
 - 100-pin plastic QFP
- Piggyback/evaluation chip
 - CXP82400A 100-pin ceramic QFP

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Assignment (Top View)






- Note)** 1. NC (Pin 90) must be connected to VDD.
 2. Vss (Pins 41 and 91) must be connected to GND.

Pin Description

| Pin code | I/O | | Functions | |
|-------------------------------|---------------------------------|---|--|---|
| PA0/AN0 to PA7/AN7 | I/O/ Analog input | (Port A) 8-bit I/O port. I/O can be set in single bit units. (8pins) | Analog inputs to A/D converter. (8 pins) | |
| PB0/CINT | I/O/Input | (Port B) 8-bit I/O port. I/O for lower 7 bits can be set in a unit of single bits. Uppermost bit (PB7) is for output only. (8 pins) | Capture input to 16-bit timer/counter. | |
| PB1/ $\overline{CS0}$ | I/O/Input | | Chip select input for serial interface (CH0). | |
| PB2/ $\overline{SCK0}$ | I/O/I/O | | Serial clock I/O (CH0). | |
| PB3/SI0 | I/O/Input | | Serial data input (CH0). | |
| PB4/SO0 | I/O/Output | | Serial data output (CH0). | |
| PB5/ $\overline{SCK1}$ | I/O/I/O | | Serial clock I/O (CH1). | |
| PB6/SI1 | I/O/Input | | Serial data input (CH1). | |
| PB7/SO1 | Output/Output | | Serial data output (CH1). | |
| PC0/KR0 to PC7/KR7 | I/O/Input | (Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Capable of driving 12mA sync current. | Serves as key return inputs when operating key scan with FDP segment signal. | |
| PD0/S0 to PD7/S7 | Output/Output | (Port D) 8-bit output port. (8 pins) | FDP segment signal outputs. | |
| PE0/INT0/ $\overline{EC0}$ | Input/Input/Input | (Port E) 8-bit port. Lower 6 bits are for inputs; upper 2 bits are for outputs. (8 pins) | Inputs for external interruption request. (4 pins) | External event inputs for timer/counter. (2 pins) |
| PE1/INT1/ $\overline{EC1}$ | Input/Input/Input | | | Non-maskable interruption request input. |
| PE2/INT2 | Input/Input | | Remote control reception circuit input. | |
| PE3/INT3/ NMI | Input/Input/Input | | Input for CTL duty direction circuit. | |
| PE4/RMC | Input/Input | | 14-bit PWM output. | |
| PE5/CTL | Input/Input | | Output for the 16-bit timer/counter rectangular waves, CTU duty detection, and 32kHz oscillation frequency demultiplication. | |
| PE6/ \overline{PWM} | Output/Output | | | |
| PE7/TO/ DDO/ADJ | Output/Output/ Output/Output | | | |
| PF0/S8 to PF7/S15 | Output/Output | (Port F) 8-bit output port. (8pins) | FDP segment signal outputs. | |
| PG0/RTO0 to PG3/RTO3 | I/O/Output | (Port G) 8-bit I/O port. I/O can be set in a unit of single bits. Data for the lower 4 bits are gated with the | Outputs for real-time pulse generator (RTG). Functions as high-precision, real-time pulse output port. (4 pins) | |
| PG4 to PG7 | I/O | contents of RTO or OR-gate output. (8 pins) | | |






| Pin code | I/O | Functions | |
|--------------------------|---------------|---|-----------------------------|
| PH0 to PH7 | I/O | (Port H) 8-bit I/O port. I/O can be set in a unit of single bits. (8 pins) | |
| PI0/S16 to PI7/S23 | Output/Output | (Port I) 8-bit output ports. (8 pins) | FDP segment signal outputs. |
| T8/S31 to T15/S24 | Output/Output | Outputs for FDP timing (digit) signals/segment signals. | |
| T0 to T7 | Output | FDP timing signal outputs. | |
| V _{FDP} | | FDP voltage supply when incorporated resistor is set by mask option. | |
| EXTAL | Input | Crystal connectors system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL. | |
| XTAL | Output | | |
| TEX | Input | Crystal connectors for 32kHz timer/counter clock oscillation. Set 32kHz crystal oscillator between TEX and TX. For usage as event input, attach clock source to TEX, and open TX. | |
| TX | Output | | |
| $\overline{\text{RST}}$ | Input | Low-level active, system reset. | |
| NC | | NC. Under normal operation, connect to V _{DD} . | |
| AV _{REF} | Input | Reference voltage input for A/D converter. | |
| AV _{SS} | | A/D converter GND. | |
| V _{DD} | | V _{CC} supply. | |
| V _{SS} | | GND. | |

I/O Circuit Format for Pins

| Pin | Circuit format | When reset |
|--|--|-------------|
| <p>PA0/AN0 to PA7/AN7</p> <p>8 pins</p> | <p>Port A</p>  | <p>Hi-Z</p> |
| <p>PB0/CINT PB1/$\overline{\text{CS0}}$ PB3/SI0 PB6/SI1</p> <p>4 pins</p> | <p>Port B</p>  | <p>Hi-Z</p> |
| <p>PB2/$\overline{\text{SCK0}}$ PB5/$\overline{\text{SCK1}}$</p> <p>2 pins</p> | <p>Port B</p>  | <p>Hi-Z</p> |

| Pin | Circuit format | When reset |
|--|---|-------------------|
| <p>PB4/SO0</p> <p>1 pin</p> | <p>Port B</p> | <p>Hi-Z</p> |
| <p>PB7/SO1</p> <p>1 pin</p> | <p>Port B</p> <p>* Pull-up transistor approx. 200kΩ</p> | <p>High level</p> |
| <p>PC0/KR0 to PC7/KR7</p> <p>8 pins</p> | <p>Port C</p> <p>* High current drive of 12mA possible</p> | <p>Hi-Z</p> |
| <p>PE0/$\overline{\text{EC0}}$/INT0 PE1/$\overline{\text{EC1}}$/INT1 PE2/INT2 PE3/INT3/$\overline{\text{NMI}}$ PE4/RMC PE4/$\overline{\text{CTL}}$</p> <p>6 pins</p> | <p>Port E</p> <p>EC0/INT0 EC1/INT1 INT2 INT3/$\overline{\text{NMI}}$ RMC $\overline{\text{CTL}}$ Data bus</p> | <p>Hi-Z</p> |

| Pin | Circuit format | When reset |
|---|--|-------------------|
| <p>PE6/PWM</p> <p>1 pin</p> | <p>Port E</p> <p>PWM</p> <p>Port E output selection "0" when reset</p> <p>Port E data "1" when reset</p> <p>Data bus</p> <p>RD (Port E)</p> | <p>High level</p> |
| <p>PE7/TO/ DDO/ADJ</p> <p>1 pin</p> | <p>Port E</p> <p>Output enable</p> <p>TO → 0</p> <p>DDO → 1</p> <p>ADJ16K* → 2</p> <p>ADJ2K* → 3</p> <p>MPX</p> <p>Port E output selection "00" when reset</p> <p>Port E output selection "0" when reset</p> <p>Port E data "1" when reset</p> <p>Data bus</p> <p>RD (Port E)</p> <p>* ADJ signal is a frequency demultiplication output for 32kHz oscillation frequency adjustment. ADJ2 can be used for buzzer output.</p> | <p>High level</p> |
| <p>PC0/RTO0 to PG3/RTO3</p> <p>4 pins</p> | <p>Port G</p> <p>RTO data "0" when reset</p> <p>Port G data</p> <p>Port G direction "0" when reset</p> <p>Data bus</p> <p>RD (Port G)</p> <p>IP</p> | <p>Hi-Z</p> |
| <p>PG4 to PG7 PH0 to PH7</p> <p>12 pins</p> | <p>Port G</p> <p>Port H</p> <p>Port G or Port H data</p> <p>Port G or Port H direction "1" when reset</p> <p>Data bus</p> <p>RD (Port G or Port H)</p> <p>IP</p> | <p>Hi-Z</p> |

| Pin | Circuit format | When reset |
|---|--|--|
| <p>PD0/S0 to PD7/S7</p> <p>PF0/S8 to PF7/S15</p> <p>PI0/S16 to PI7/S23</p> <p>24 pins</p> |  <p>Port D</p> <p>Port F</p> <p>Port I</p> <p>Segment output data</p> <p>* High voltage drive transistor</p> <p>Output selection control signal ("0" when reset)</p> <p>Data for Port D, F, or I</p> <p>"0" when reset</p> <p>Pull-down resistor</p> <p>Mask option</p> <p>V_{FDP}</p> <p>Data bus</p> <p>RD (Port D, F, or I)</p> | <p>Hi-Z or Low level (when PD resistance is added)</p> |
| <p>T15/S24 to T8/S31</p> <p>T0 to T7</p> <p>16 pins</p> |  <p>Segment output data</p> <p>* High voltage drive transistor</p> <p>Output selection control signal ("0" when reset)</p> <p>Mask option</p> <p>Pull-down resistor</p> <p>V_{FDP}</p> | <p>Hi-Z or Low level (when PD resistance is added)</p> |
| <p>EXTAL</p> <p>XTAL</p> <p>2 pins</p> |  <ul style="list-style-type: none"> • Diagram shows circuit composition during oscillation. • Feedback resistor is removed during stop. | <p>Oscillation</p> |
| <p>TEX</p> <p>TX</p> <p>2 pins</p> |  <ul style="list-style-type: none"> • Diagram shows circuit composition during oscillation. • When the operation of the oscillation circuit is stopped by the software, the feedback resistor is removed, and TEX and TX become "Low" level and "High" level respectively. | <p>Oscillation</p> |
| <p>RST</p> <p>1 pin</p> |  <p>Pull-up resistor</p> <p>Mask option</p> <p>Schmitt input</p> | <p>Low level</p> |

Absolute Maximum Ratings

(V_{SS} = 0V reference)

| Item | Symbol | Rating | Unit | Remarks |
|---------------------------------|-------------------|---|------|--|
| Supply voltage | V _{DD} | -0.3 to +7.0 | V | |
| | AV _{SS} | -0.3 to +0.3 | V | |
| Input voltage | V _{IN} | -0.3 to +7.0* ¹ | V | |
| Output voltage | V _{OUT} | -0.3 to +7.0* ¹ | V | |
| Display output voltage | V _{OD} | V _{DD} - 40 to V _{DD} + 0.3 | V | As P channel transistor is open drain, V _{DD} is reference. |
| High level output current | I _{OH} | -5 | mA | All pins excluding outputs* ² (value per pin) |
| | I _{ODH1} | -15 | mA | Display outputs S0 to S23 (value per pin) |
| | I _{ODH2} | -35 | mA | Display outputs T0 to T7, and T8/S31 to T15/S24 (value per pin) |
| High level total output current | ΣI _{OH} | -40 | mA | Total for all pins excluding display outputs |
| | ΣI _{ODH} | -100 | mA | Total for all display outputs |
| Low level output current | I _{OL} | 15 | mA | Port 1 |
| | I _{OLC} | 20 | mA | High current Port 1* ³ |
| Low level total output current | ΣI _{OL} | 100 | mA | Total for all output pins |
| Operating temperature | T _{opr} | -20 to +75 | °C | |
| Storage temperature | T _{stg} | -55 to +150 | °C | |
| Allowable power dissipation | P _D | 600 | mW | |

*1) V_{IN} and V_{OUT} must not exceed V_{DD} + 0.3V.

*2) Specifies output current of general-purpose I/O ports.

*3) The high current drive transistor is the N-CH transistor of Port C (PC).

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(V_{SS} = 0V reference)

| Item | Symbol | Min. | Max. | Unit | Remarks |
|-----------------------------|-------------------|-----------------------|-----------------------|------|---|
| Supply voltage | V _{DD} | 4.5 | 5.5 | V | High-speed mode Guaranteed operation range |
| | | 3.5 | 5.5 | V | Low-speed mode Guaranteed operation range |
| | | 2.7 | 5.5 | V | Guaranteed operation range with TEX clock |
| | | 2.5 | 5.5 | V | Guaranteed data hold range during STOP |
| High level input voltage | V _{IH} | 0.7V _{DD} | V _{DD} | V | *1 |
| | V _{IHS} | 0.8V _{DD} | V _{DD} | V | Hysteresis input*2 |
| | V _{IHEX} | V _{DD} - 0.4 | V _{DD} + 0.3 | V | EXTAL *3 |
| Low level input voltage | V _{IL} | 0 | 0.3V _{DD} | V | *1 |
| | V _{ILS} | 0 | 0.2V _{DD} | V | Hysteresis input*2 |
| | V _{ILEX} | -0.3 | 0.4 | V | EXTAL *3 |
| Operating temperature | Topr | -20 | +75 | °C | |

*1) Value for each pin of normal input port (PA, PB4, PC, PG, PH).

*2) Value of the following pins: $\overline{\text{RST}}$, $\overline{\text{CINT}}$, $\overline{\text{CS0}}$, $\overline{\text{SCK0}}$, $\overline{\text{SCK1}}$, SI0, SI1, $\overline{\text{EC0/INT0}}$, $\overline{\text{EC1/INT1}}$, INT2, INT3/ $\overline{\text{NMI}}$, RMC, CTL.

*3) Specifies only during external clock input.

Electrical Characteristics

DC Characteristics

(Ta = -20 to +75°C, Vss = 0V reference)

| Item | Symbol | Pins | Conditions | Min. | Typ. | Max. | Unit |
|---|--------|--|---|------------|------|------|------|
| High level output current | VOH | PA, PB, PC, PE6, PE7, PG, PH | VDD = 4.5V, IOH = -0.5mA | 4.0 | | | V |
| | | | VDD = 4.5V, IOH = -1.2mA | 3.5 | | | V |
| Low level output current | VOL | PA, PB, PC, PE6, PE7, PG, PH | VDD = 4.5V, IOL = 1.8mA | | | 0.4 | V |
| | | | VDD = 4.5V, IOL = 3.6mA | | | 0.6 | V |
| | | PC | VDD = 4.5V, IOL = 12.0mA | | | 1.5 | V |
| Input current | IiHE | EXTAL | VDD = 5.5V, VIH = 5.5V | 0.5 | | 40 | μA |
| | IiLE | | VDD = 5.5V, VIL = 0.4V | -0.5 | | -40 | μA |
| | IiHT | TEX | VDD = 5.5V, VIH = 5.5V | 0.1 | | 10 | μA |
| | IiLT | | VDD = 5.5V | -0.1 | | -10 | μA |
| | IiLR | | RST*1 | VIL = 0.4V | -1.5 | | -400 |
| Display output current | IOH | S0 to S23 | VDD = 4.5V VOH = VDD - 2.5V | -8 | | | mA |
| | | S24/T15 to S31/T8 T0 to T7 | | -20 | | | mA |
| Open drain output leakage current (P-CH Tr off state) | ILOL | S0 to S23 S24/T15 to S31/T8 T0 to T7 | VDD = 5.5V VOL = VDD - 35V VFDP = VDD - 35V | | | -20 | μA |
| Pull-down resistance*2 | RL | S0 to S23 S24/T15 to S31/T8 T0 to T7 | VDD = 5V VFDP = VDD - 35V | 60 | 100 | 270 | kΩ |
| I/O leakage current | IIZ | PA to PC PE, PG, PH, RST*1 | VDD = 5.5V VI = 0, 5.5V | | | ±10 | μA |

| Item | Symbol | Pins | Conditions | Min. | Typ. | Max. | Unit |
|------------------------|---|---|---|------|------|------|------|
| Power supply current*3 | I _{DD1} | V _{DD} | High speed mode operation (1/2 frequency demultiplier clock) | | 20 | 40 | mA |
| | | | V _{DD} = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF) | | | | |
| | I _{DD2} | | V _{DD} = 3V, 32kHz crystal oscillation (C ₁ = C ₂ = 47pF) | | 35 | 100 | μA |
| | I _{DDS1} | | SLEEP mode | | 1.2 | 8 | mA |
| | | | V _{DD} = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF) | | | | |
| | I _{DDS2} | | V _{DD} = 3V, 32kHz crystal oscillation (C ₁ = C ₂ = 47pF) | | 9 | 30 | μA |
| I _{DDS3} | STOP mode V _{DD} = 5.5V, 10MHz crystal oscillation; and termination of 32kHz oscillation | | | | 10 | μA | |
| Input capacity | C _{IN} | Pins other than S0 to S31, T0 to T7, PB7, PE6, AV _{REF} , AV _{SS} , V _{FDP} , V _{DD} , V _{SS} | Clock 1MHz 0V for all pins excluding measured pins | | 10 | 20 | pF |

*1) $\overline{\text{RST}}$ specifies the input current when pull-up resistance has been selected; leakage current when no resistance has been selected. PB7 does not specify the leakage current because it's only for output.

*2) When incorporated pull-down resistance has been selected through mask option.

*3) When all pins are open.

AC Characteristics

(1) Clock timing

($T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 4.5$ to 5.5V , $V_{SS} = 0\text{V}$ reference)

| Item | Symbol | Pin | Conditions | Min. | Typ. | Max. | Unit |
|--|----------------------|--|---|-------------------------|--------|------|---------------|
| System clock frequency | f_c | XTAL EXTAL | Fig. 1, Fig. 2 | 1 | | 10 | MHz |
| System clock input pulse width | t_{XL} t_{XH} | EXTAL | Fig. 1, Fig. 2 External clock drive | 37.5 | | | ns |
| System clock input rise time, fall time | t_{CR} t_{CF} | EXTAL | Fig. 1, Fig. 2 External clock drive | | | 200 | ns |
| Event count input clock pulse width | t_{EH} t_{EL} | $\overline{\text{EC0}}$, $\overline{\text{EC1}}$ | Fig. 3 | $t_{\text{sys}} + 50^*$ | | | ns |
| Event count input clock rise time, fall time | t_{ER} t_{EF} | $\overline{\text{EC0}}$, $\overline{\text{EC1}}$ | Fig. 3 | | | 20 | ms |
| System clock frequency | f_c | TEX TX | $V_{DD} = 2.7$ to 5.5V Fig. 2 (32kHz clock application condition) | | 32.768 | | kHz |
| Event count input pulse width | t_{TL} t_{TH} | TEX | Fig. 3 | 10 | | | μs |
| Event count input rise time, fall time | t_{TR} t_{TF} | TEX | Fig. 3 | | | 20 | ms |

* t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the control clock register (address: 00FEH).

t_{sys} (ns) = 2000/ f_c (upper two bits = "00"), 4000/ f_c (upper two bits = "01"), 16000/ f_c (upper two bits = "11")

Fig. 1. Clock timing




Fig. 2. Clock application conditions





Fig. 3. Event count clock timing



(2) Serial transfer (CH0)

(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)


| Item | Symbol | Pin | Condition | Min. | Max. | Unit |
|---|------------------------------------|--------------------------|--|-------------------------|------------------------|------|
| $\overline{\text{CS0}} \downarrow \rightarrow \overline{\text{SCK0}}$ delay time | t _{DCSK} | $\overline{\text{SCK0}}$ | Chip select transfer mode ($\overline{\text{SCK0}}$ = output mode) | | t _{sys} + 200 | ns |
| $\overline{\text{CS0}} \uparrow \rightarrow \overline{\text{SCK0}}$ float delay time | t _{DCSKF} | $\overline{\text{SCK0}}$ | Chip select transfer mode ($\overline{\text{SCK0}}$ = output mode) | | t _{sys} + 200 | ns |
| $\overline{\text{CS0}} \downarrow \rightarrow \text{SO0}$ delay time | t _{DCSO} | SO0 | Chip select transfer mode | | t _{sys} + 200 | ns |
| $\overline{\text{CS0}} \uparrow \rightarrow \text{SO0}$ float delay time | t _{DCSOF} | SO0 | Chip select transfer mode | | t _{sys} + 200 | ns |
| $\overline{\text{CS0}}$ High level width | t _{WHCS} | $\overline{\text{CS0}}$ | Chip select transfer mode | t _{sys} + 200 | | ns |
| $\overline{\text{SCK0}}$ cycle time | t _{KCY} | $\overline{\text{SCK0}}$ | Input mode | 2t _{sys} + 200 | | ns |
| | | | Output mode | 16000/fc | | ns |
| $\overline{\text{SCK0}}$ High, Low level width | t _{KH} t _{KL} | $\overline{\text{SCK0}}$ | Input mode | t _{sys} + 100 | | ns |
| | | | Output mode | 8000/fc - 50 | | ns |
| SI0 input set-up time (for $\overline{\text{SCK0}} \uparrow$) | t _{SIK} | SI0 | $\overline{\text{SCK0}}$ input mode | 100 | | ns |
| | | | $\overline{\text{SCK0}}$ output mode | 200 | | ns |
| SI0 input hold time (for $\overline{\text{SCK0}} \uparrow$) | t _{KSI} | SI0 | $\overline{\text{SCK0}}$ input mode | t _{sys} + 200 | | ns |
| | | | $\overline{\text{SCK0}}$ output mode | 100 | | ns |
| $\overline{\text{SCK0}} \downarrow \rightarrow \text{SO0}$ delay time | t _{KSO} | SO0 | $\overline{\text{SCK0}}$ input mode | | t _{sys} + 200 | ns |
| | | | $\overline{\text{SCK0}}$ output mode | | 100 | ns |

Note 1) t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the control clock register (address: 00FEH).

t_{sys} (ns) = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

Note 2) The load condition for the $\overline{\text{SCK0}}$ output mode, SO0 output delay time is 50pF + 1TTL.

Fig. 4. Serial transfer CH0 timing




Serial transfer (CH1)

($T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 4.5$ to 5.5V , $V_{SS} = 0\text{V}$ reference)

| Item | Symbol | Pin | Condition | Min. | Max. | Unit |
|---|------------------------------------|--------------------------|-------------------------------------|-----------------|------|------|
| $\overline{\text{SCK1}}$ cycle time | t_{KCY} | $\overline{\text{SCK1}}$ | Input mode | 1000 | | ns |
| | | | Ouput mode | $16000/f_c$ | | ns |
| $\overline{\text{SCK1}}$ High, Low level width | t_{KH} t_{KL} | $\overline{\text{SCK1}}$ | Input mode | 400 | | ns |
| | | | Ouput mode | $8000/f_c - 50$ | | ns |
| SI1 input set-up time (for $\overline{\text{SCK1}} \uparrow$) | t_{SIK} | SI1 | $\overline{\text{SCK1}}$ input mode | 100 | | ns |
| | | | $\overline{\text{SCK1}}$ ouput mode | 200 | | ns |
| SI1 input hold time (for $\overline{\text{SCK1}} \uparrow$) | t_{KSI} | SI1 | $\overline{\text{SCK1}}$ input mode | 200 | | ns |
| | | | $\overline{\text{SCK1}}$ ouput mode | 100 | | ns |
| $\overline{\text{SCK1}} \downarrow \rightarrow \text{SO1}$ delay time | t_{KSO} | SO1 | $\overline{\text{SCK1}}$ input mode | | 200 | ns |
| | | | $\overline{\text{SCK1}}$ ouput mode | | 100 | ns |

Note) The load condition for the $\overline{\text{SCK1}}$ output mode, SO1 output delay time is $50\text{pF} + 1\text{TTL}$.

Fig. 5. Serial transfer CH1 timing




(3) A/D converter characteristics

($T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 4.5$ to 5.5V , $AV_{REF} = 4.0$ to AV_{DD} , $V_{SS} = AV_{SS} = 0\text{V}$ reference)

| Item | Symbol | Pin | Condition | Min. | Typ. | Max. | Unit |
|-------------------------------|---------------|----------------|--|--------------------|------|------------|---------------|
| Resolution | | | | | | 8 | Bits |
| Linearity error | | | | | | ± 3 | LSB |
| Zero transition voltage | V_{ZT}^{*1} | | $T_a = 25^\circ\text{C}$ $V_{DD} = 5.0\text{V}$ $V_{SS} = AV_{SS} = 0\text{V}$ | -10 | 10 | 70 | mV |
| Full-scale transition voltage | V_{FT}^{*2} | | | 4910 | 4970 | 5030 | mV |
| Conversion time | t_{CONV} | | | $160/f_{ADC}^{*3}$ | | | μs |
| Sampling time | t_{SAMP} | | | $12/f_{ADC}^{*3}$ | | | μs |
| Reference input voltage | V_{REF} | AV_{REF} | | $V_{DD} - 0.5$ | | V_{DD} | V |
| Analog input voltage | V_{IAN} | $AN0$ to $AN7$ | | 0 | | AV_{REF} | V |
| AV_{REF} current | I_{REF} | AV_{REF} | Operation mode | | 0.6 | 1.0 | mA |
| | I_{REFS} | | SLEEP mode STOP mode 32kHz operation mode | | | 10 | μA |

Fig. 6. Definition of A/D converter terms



*1) V_{ZT} : Value at which the digital transfer value changes from 00H to 01H and vice versa.

*2) V_{FT} : Value at which the digital transfer value changes from FEH to FFH and vice versa.

*3) f_{ADC} indicates the below values due to ADC operation clock selection (ADCS: Bit 6 of address 00F9H).

During PS2 selection, $f_{ADC} = f_c/2$

During PS1 selection, $f_{ADC} = f_c$

(4) Interruption, reset input (Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

| Item | Symbol | Pin | Condition | Min. | Max. | Unit |
|--|------------------------------------|----------------------------------|-----------|-------|------|------|
| External interruption High, Low level width | t _{IH} t _{IL} | INT0 INT1 INT2 NMI/INT3 | | 1 | | μs |
| Reset input Low level width | t _{RSL} | RST | | 32/fc | | μs |

Fig. 7. Interruption input timing






Fig. 8. RST input timing



(5) Others (Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)


| Item | Symbol | Pin | Condition | Min. | Max. | Unit |
|------------------------------------|--------------------------------------|-----|----------------------------|------------------------|------|------|
| CLK input High, Low level width | t _{CTH} t _{CTL} | CTL | t _{sys} = 2000/fc | t _{sys} + 200 | | ns |

Fig. 9. Other timing



Appendix

Fig. 10. Recommended oscillation circuit



| Manufacturer | Model | fc (MHz) | C1 (pF) | C2 (pF) | Rd (Ω) | Circuit example |
|-----------------------|--------------|-----------|---------|---------|--------|-----------------|
| MURATA MFG CO., LTD. | CSA4.19MG | 4.19 | 30 | 30 | 0 | (i) |
| | CSA8.00MTZ | 8.00 | | | | |
| | CSA10.0MTZ | 10.00 | | | | |
| | CST4.19MGW* | 4.19 | | | | (ii) |
| | CST8.00MTW* | 8.00 | | | | |
| | CST10.0MTW* | 10.00 | | | | |
| RIVER ELETEC CO., LTD | HC-49/U03 | 4.19 | 12 | 12 | 0 | (i) |
| | | 8.00 | | | | |
| | | 10.00 | | | | |
| KINSEKI LTD. | HC-49/U (-S) | 4.19 | 27 | 27 | 0 | |
| | | 8.00 | | | | |
| | | 10.00 | 20 | 20 | | |
| | P3 | 32.768kHz | 50 | 22 | 1M | (iii) |

Those marked with an asterisk (*) signify types with built-in ground capacitance (C1, C2).


Mask option table

| Item | Content | |
|---|--------------|----------|
| Reset pin pull-up resistance | Non-existent | Existent |
| High voltage drive output port pull-down resistance | Non-existent | Existent |

Package Outline

Unit : mm

100PIN QFP (PLASTIC)




| | |
|------------|---------------|
| SONY CODE | QFP-100P-L01 |
| EIAJ CODE | QFP100-P-1420 |
| JEDEC CODE | ————— |

PACKAGE STRUCTURE

| | |
|------------------|-----------------|
| PACKAGE MATERIAL | EPOXY RESIN |
| LEAD TREATMENT | SOLDER PLATING |
| LEAD MATERIAL | 42/COPPER ALLOY |
| PACKAGE MASS | 1.7g |

100PIN QFP (PLASTIC)



| | |
|------------|---------------|
| SONY CODE | QFP-100P-L01 |
| EIAJ CODE | QFP100-P-1420 |
| JEDEC CODE | ————— |

PACKAGE STRUCTURE

| | |
|------------------|-----------------|
| PACKAGE MATERIAL | EPOXY RESIN |
| LEAD TREATMENT | SOLDER PLATING |
| LEAD MATERIAL | 42/COPPER ALLOY |
| PACKAGE MASS | 1.7g |

LEAD SPECIFICATIONS

| ITEM | SPEC. |
|--------------------------|------------|
| LEAD MATERIAL | ALLOY 42 |
| LEAD TREATMENT | Sn-Bi 2.5% |
| LEAD TREATMENT THICKNESS | 5-18µm |



LittleDiode supplies new, hard to find or obsolete electronic components and semiconductors all over the world.

With over two million different components listed you are sure to find the part you need.

Feel free to visit us today at our online store:

LittleDiode.com

Looking forward to providing you with the best possible service.