


# TA8411L

## STEPPING MOTOR SYSTEM DRIVER

The TA8411L is Stepping Motor System Driver IC incorporates Dual Bipolar Stepping Motor Drivers, DC Motor Driver and Serial to Parallel Signal Conversion Circuit (12 bit Serial to Parallel Shift Resistor with Latch) which control the 3 Output Drivers states by means of Input Serial Signal trains.

### FEATURES

- 2 Bipolar Stepping Motors and 1 Brush DC Motor (or Solenoid) are controlled by input serial signal trains and latch signals.
- Output Current up to 0.8 A (for Stepper) and 0.6 A (for DC Motor).
- PWM Chopper type Stepping Motor Drivers.
- All C-MOS Compatible Inputs.
- Operating Supply Voltage:  $V_{M1, 2} = 0\sim 27\text{ V}$   
 $V_{CC} = 4.5\sim 5.5\text{ V}$




Weight: 4.30 g (Typ.)

961001EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

## BLOCK DIAGRAM



Note 1: Capacitance connect to each Power Supply Terminal is required to change to optimum value for noise elimination and also required to connect directly to each Power Supply Terminal ( $V_{CC}$ ,  $V_{M1, 2}$ ) and the corresponding GND Terminal (See Table 1) for stable operations.

**Table 1**


GND	POWER SUPPLY
Pin (7) (SG)	Pin (5) ( $V_{CC}$ )
Pin (23) (PG)	Pin (19) ( $V_{M-AB}$ )
Pin (14) (PG)	Pin (18) ( $V_{M-CD}$ ), Pin (9) ( $V_{M-E}$ )

Note 2: Heat Fin is connect to GND terminal with Low Impedance.

## PIN FUNCTION

PIN No.	SYMBOL	FUNCTIONAL DESCRIPTION
1	NF A	A channel current detection output terminal.
2	OUT A	OUTPUT A
3	S-IN	Serial signal input terminal.
4	CK	Clock signal input terminal.
5	V <sub>CC</sub>	Supply voltage terminal for control circuit.
6	STROBE	STROBE signal input terminal.
7	SG	Signal GND terminal.
8	OSC	Internal osc frequency setting terminal.
9	V <sub>M-E</sub>	E channel power supply input terminal.
10	OUT E	E channel output terminal. (pushpull output)
11	OUT $\bar{D}$	OUTPUT $\bar{D}$
12	NF D	D channel current detection output terminal.
13	OUT D	OUTPUT D
14	PG	Power GND terminal.
15	NF C	C channel current detection output terminal.
16	OUT $\bar{C}$	OUTPUT $\bar{C}$
17	OUT C	OUTPUT C
18	V <sub>M-CD</sub>	Supply voltage terminal for C channel D channel.
19	V <sub>M-AB</sub>	Supply voltage terminal for A channel B channel.
20	OUT $\bar{B}$	OUTPUT $\bar{B}$
21	OUT B	OUTPUT B
22	NF B	B channel current detection output terminal.
23	PG	Power GND terminal.
24	OUT $\bar{A}$	OUTPUT $\bar{A}$

## PIN CONNECTION




## INPUT SERIAL PULSE TRAIN (PIN (3)) AND POWER OUTPUT STATES


SERIAL INPUT SIGNAL TRAIN		CONTROL		OPERATION					
↑	1	E2	DC Motor Control	INPUT		OUTPUT	MODE		
				E1	E				
		2	E1	L	L	∞	STOP		
				H	L	H	CW / CCW		
				L	H	L	Brake		
				H	H	∞	STOP		
		3	V <sub>ref</sub> CD	Stepping Motor 2 Chopping Rate Control (V <sub>ref</sub> CD)	V <sub>ref</sub> = 0.7 V Typ. (at "H" Mode) = 0.55 V Typ. (at "L" Mode)				
		4	V <sub>ref</sub> AB					Stepping Motor 1 Chopping Rate Control (V <sub>ref</sub> AB)	
		5	D2	Stepping Motor 2 Control (OUT C, D)	INPUT		OUTPUT		MODE
		6	D1		A1	A2	A	$\bar{A}$	
		7	C2		L	L	∞	∞	STOP
		8	C1		H	L	H	L	CW / CCW
	9	B2	Stepping Motor 1 Control (OUT A, B)	L	H	L	H	CCW / CW	
	10	B1		H	H	∞	∞	STOP	
	11	A2		B1, B2 → B, $\bar{B}$ C1, C2 → C, $\bar{C}$ D1, D2 → D, $\bar{D}$ are all the same.					
	12	A1							

∞: High impedance

## INPUT SERIAL PULSE TRAIN TIMING CHART



**OUTPUT STAGE 1, 2 1 / 2 CIRCUIT**



**FUNCTION (Comp.<sup>+</sup> > Comp.<sup>-</sup>)**


A1	A2	A	Ā	MODE
L	L	∞	∞	STOP
H	L	H	L	CW / CCW
L	H	L	H	CCW / CW
H	H	∞	∞	STOP

∞: High impedance

Note 1: In case of Comp.<sup>+</sup> < Comp.<sup>-</sup>, Upper side Power Transistor turned off.

Note 2: Free wheeling diode connects between Output A terminal and GND is required for stable operations. And also recommend to connect free wheeling diodes other Output terminals for reliable operations.

## OUTPUT STAGE 3




### FUNCTION


E1	E2	E	MODE
L	L	∞	STOP
H	L	H	CW
L	H	L	BRAKE
H	H	∞	STOP

∞: High impedance

## INPUT STAGE (CK, S-IN, STROBE)



## OSC STAGE (OSC)



$$f_{OSC} = \frac{1}{21.4C_{OSC}} \text{ (kHz)}$$

COSC : μF

## MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage (Motor)	V <sub>M</sub>	30	V
Supply Voltage (Control)	V <sub>CC</sub>	5.5	V
Input Voltage	V <sub>IN</sub>	5.5	V
Output Current	I <sub>O1</sub> , I <sub>O2</sub>	0.8	A
	I <sub>O3</sub>	0.6	
Power Dissipation	P <sub>D</sub>	16.2 (Note 1)	W
		2.5 (Note 2)	
Operating Temperature	T <sub>opr</sub>	-40~85	°C
Storage Temperature	T <sub>stg</sub>	-55~150	°C

Note 1: T<sub>c</sub> = 85°C

Note 2: No heat sink

## RECOMMENDED OPERATION CONDITION

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
Supply Voltage (Control)		$V_{CC}$	—	4.5	5.0	5.5	V
Supply Voltage (Motor)		$V_M$	—	21.6	24	26.4	V
Input Voltage		$V_{IN}$	—	0	—	$V_{CC}$	V
Output Current	$I_{OUT A, B, C, D}$	$I_{OUT}$	$T_a = 0\sim 70^\circ\text{C}$ $V_{CC} = 5\text{ V}$ $V_M = 24\text{ V}$	—	—	0.7	A
	$I_{OUT E}$			—	—	0.4	
Clock Frequency		$f_{CK}$		—	—	1.0	MHz
		$f_{STROBE}$		—	—	1.0	
Clock Pulse Width		$t_{wCK}$		500	—	—	ns
		$t_{wSTROBE}$		500	—	—	
Data Set Up Time		$t_{su}$		250	—	—	ns
Data Hold Time		$t_H$		250	—	—	ns
PWM Oscillation Frequency		$f_{PWM}$		20	—	100	kHz

## ELECTRICAL CHARACTERISTICS


Output stage ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_M = 24\text{ V}$ )

CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT	
Operation Power Supply Voltage		$V_{M(opr)}$	—	—	0	—	27	V	
Saturation Voltage	AB DC	$V_{CE(SAT)}$ Upper	1	$I_{OUT} = 0.7\text{ A}$	Output - $V_{CC}$	—	2.0	2.5	V
				$I_{OUT} = 0.5\text{ A}$		—	1.8	2.3	
	AB CD	$V_{CE(SAT)}$ Lower	1	$I_{OUT} = 0.7\text{ A}$	Output - NF	—	1.5	2.0	
				$I_{OUT} = 0.5\text{ A}$		—	1.3	1.8	
	E	$V_{CE(SAT)}$ Upper	1	$I_{OUT} = 0.5\text{ A}$	Output - $V_{CC}$	—	1.8	2.3	
				$I_{OUT} = 0.3\text{ A}$		—	1.7	2.2	
	E	$V_{CE(SAT)}$ Lower	1	$I_{OUT} = 0.5\text{ A}$	Output - NF	—	1.5	2.0	
				$I_{OUT} = 0.3\text{ A}$		—	1.2	1.7	
Output Leak Current		$I_{OL-H}$	2	$V_{CE} = 30\text{ V}$	—	—	50	$\mu\text{A}$	
		$I_{OL-L}$			—	—	50		
Clamp Diode Forward Voltage	AB CD	$V_{F-U}$	3	$I_F = 700\text{ mA}$	Output A~D	—	1.6	2.0	V
		$V_{F-L}$				—	1.6	2.0	
	E	$V_{F-U}$	3	$I_F = 500\text{ mA}$	Output E	—	1.5	1.9	
		$V_{F-L}$				—	1.7	2.1	
Propagation Delay Time (ST-OUT)		$t_p$	7	—	—	600	—	ns	

Small signal stage ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_M = 24\text{ V}$ )


CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT	
Operating Supply Voltage		$V_{opr}$	—	—	4.5	—	5.5	V	
Quiescent Current		$I_{CC1}$	4	$V_{CC} = 5\text{ V}$ Output Open	Output off mode	—	26.0	40	mA
		$I_{CC2}$			Output on mode: output stage 1 or 2	—	26.0	40	
		$I_{CC3}$			Output on mode: output stage 1 and 2	—	24.0	37	
		$I_{CC4}$			Output on mode: output stage 3	—	25.0	38	
Input Voltage	"H" Level	$V_{INH}$	—	$V_{CC} = 5.0\text{ V}$	CK, S-IN STROBE	3.5	—	$V_{CC}$	V
	"L" Level	$V_{INL}$				-0.4	—	1.5	
Input Current	"H" Level	$I_{INH}$	5	$V_{CC} = 5.0\text{ V}$	$V_{INH} = 5.5\text{ V}$	—	55	150	$\mu\text{A}$
					$V_{INH} = 3.5\text{ V}$	—	35	100	
	"L" Level	$I_{INL}$			$V_{INL} = 1.5\text{ V}$	—	15	50	
$V_{ref}$	"H" Level	$V_{refH}$	6	$T_j = -40\sim 125^\circ\text{C}$ $C_{OSC} = 3300\text{ pF}$ $R_{NF} = 3.3\ \Omega$ $L = 19.5\text{ mH}$	$V_{refIN} = \text{"H"}$	0.6	0.7	0.8	V
	"L" Level	$V_{refL}$			$V_{refIN} = \text{"L"}$	0.45	0.55	0.65	
$V_{ref}$ Level Differential Voltage		$\Delta V_{ref}$	6	$V_{ref(H)} - V_{ref(L)}$	—	0.15	—	V	
Reset Voltage		$V_{CCR}$	—	—	3.4	3.9	4.4	V	
PWM Oscillation Frequency		$f_{PWM}$	—	—	10	—	200	kHz	
Clock Frequency		$f_{CK}$	7	—	—	—	1.5	MHz	
		$f_{STROBE}$	7	—	—	—	1.5		
Min. Clock Width		$t_{CK}$	7	—	340	—	—	ns	
		$t_{STROBE}$	7	—	340	—	—		
Data Set Up Time		$t_{SU}$	7	—	170	—	—	ns	
Data Hold Up Time		$t_H$	7	—	170	—	—	ns	

**TEST CIRCUIT 1.  $V_{CE(SAT)}$  Upper, Lower**




- Note 1: Sets Output Transistor active with Input mode select.
- Note 2: Calibrate Output Current becomes 0.5 A (or 0.7A) with this resistor.
- Note 3: Calibrate Output Current becomes 0.3 A (or 0.5A) with this resistor.

**TEST CIRCUIT 2.  $I_{OL-H}, I_{OL-L}$**




Note: All "L" level S-IN signal, normal CK and Strobe signals are required to measure.

**TEST CIRCUIT 3.  $V_{F-U}, V_{F-L}$**




Note: Not to take a GND with any non-connecting Pins.


**TEST CIRCUIT 4.  $I_{CC1, 2, 3, 4}$**



**TEST CIRCUIT 5.  $I_{INH}$ ,  $I_{INL}$**




**TEST CIRCUIT 6.  $V_{ref-H}$ ,  $V_{ref-L}$ ,  $\Delta V_{ref}$**




Note: Hold the state (2 Phase excitation mode) and measure.







**AC ELECTRICAL CHARACTERISTIC MEASUREMENT WAVEFORM**






**7-1 CK-S-IN**







**7-2 STROBE-OUT**










**APPLICATION CIRCUIT**




Note 1: Care should be taken not to have a common impedance with Output Current pass of each Motor (NF A, NF B for Motor 1, NF C, NF D for Motor 2 and PG for DC Motor) and any other signal lines. And recommend to take One Point GND with each Output Current pass and corresponding PG terminal. (See Table 1 of Block Diagram.)

Note 2: Utmost care is necessary in the design of the output line, VM and GND line since IC may be destroyed due to short-circuit between outputs, air contamination fault, or fault by improper grounding.

## OUTLINE DRAWING

HDIP24-P500-2.00

Unit: mm



Weight: 4.30 g (Typ.)