

MOTOROLA
SEMICONDUCTOR
TECHNICAL DATA
Designers Data Sheet
SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS

The MJ8502 and MJ8503 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

150 ns Inductive Fall Time—25°C (Typ)

400 ns Inductive Crossover Time—25°C (Typ)

1200 ns Inductive Storage Time—25°C (Typ)


Operating Temperature Range —65 to +200°C

100°C Performance Specified for:

- Reverse-Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents

MJ8502
MJ8503
5.0 AMPERE
NPN SILICON
POWER TRANSISTORS
700 and 800 VOLTS
150 WATTS
Designer's Data for
"Worst Case" Conditions

The Designers' Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.


NOTES.

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO 2044A OUTLINE SHALL APPLY.

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	8.25	0.250	0.325
D	0.97	1.09	0.038	0.043
E	1.40	1.77	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.48 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.84	4.19	0.151	0.165

STYLE 1:
PIN 1, BASE
2, EMITTER
CASE, COLLECTOR

CASE 1-06
TO-204AA
(TO-3)

MAXIMUM RATINGS

Rating	Symbol	MJ8502	MJ8503	Unit
Collector-Emitter Voltage	V_{CEO}	700	800	Vdc
Collector-Emitter Voltage	V_{CEV}	1200	1400	Vdc
Emitter Base Voltage	V_{EB}	8.0	8.0	Vdc
Collector Current — Continuous	I_C	5.0	5.0	Adc
Peak (1)	I_{CM}	10	10	Adc
Base Current — Continuous	I_B	4.0	4.0	Adc
Peak (1)	I_{BM}	8.0	8.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	150	150	Watts
@ $T_C = 100^\circ\text{C}$		86	86	
Derate above 25°C		0.85	0.85	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	—65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.16	°C/W
Maximum Lead Temperature for Soldering	T_L	275	°C
Purposes: 1/8" from Case for 5 Seconds			
(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.			

T-33-13

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	MJ8502 MJ8503 $V_{CE(sus)}$	700 800	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEV}	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	5.0	mAdc
Emitter Cutoff Current ($V_{EB} = 7.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 1.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	7.5	—	—	—
Collector-Emitter Saturation Voltage ($I_C = 2.5\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 2.5\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	2.0 5.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.5\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 2.5\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DYNAMIC CHARACTERISTICS					
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	60	—	300	pF
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 500\text{ Vdc}$, $I_C = 2.5\text{ A}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $< 2.0\%$)	t_d	—	0.040	0.20 μs
Rise Time		t_r	—	0.125	2.0 μs
Storage Time		t_s	—	1.2	4.0 μs
Fall Time		t_f	—	0.65	2.0 μs
Inductive Load, Clamped (Table 1)					
Storage Time	$(I_C = 2.5\text{ A(pk)}$, $V_{clamp} = 500\text{ Vdc}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	1.6	5.0 μs
Crossover Time		t_c	—	0.60	2.0 μs
Storage Time	$(I_C = 2.5\text{ A(pk)}$, $V_{clamp} = 500\text{ Vdc}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	1.2	— μs
Crossover Time		t_c	—	0.4	— μs
Fall Time		t_{fi}	—	0.15	— μs

(1) Pulse Test: PW - 300 μs , Duty Cycle $\leq 2\%$.

T-33-13

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 - BASE-EMITTER VOLTAGE




FIGURE 5 - COLLECTOR CUTOFF REGION





FIGURE 6 - CAPACITANCE



T-33-13
T-91-01

SWITCHING TIMES NOTE

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 - PEAK REVERSE BASE CURRENT



RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 - TURN-ON SWITCHING TIMES





FIGURE 10 - TURN-OFF SWITCHING TIMES



3-555

3


T-33-13

T-91-01

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	$V_{CEO(sus)}$	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	PW Varied to Attain $I_C = 100 \text{ mA}$	All Diodes - 1N4934 All NPN - MJE200 All PNP - MJE210 Adjust R1 to obtain I_{B1} For switching and RBSOA, $R2 = 0$ For $V_{CEO(sus)}$, $R2 = \infty$	TURN ON TIME I_{B1} adjusted to obtain the forced I_{FE} desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.
CIRCUIT VALUES	$L_{coil} = 80 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$	$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$ $V_{clamp} = 500 \text{ V}$	$V_{CC} = 500 \text{ V}$ $R_L = 200 \Omega$ Pulse Width = 50 μs
TEST CIRCUITS	INDUCTIVE TEST CIRCUIT OUTPUT WAVEFORMS t_1 Adjusted to Obtain I_C $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ Test Equipment Scope - Tektronix 475 or Equivalent	RESISTIVE TEST CIRCUIT	

FIGURE 11 - THERMAL RESPONSE



3-556

MJ8502, MJ8503

T-33-13

T-91-01

SAFE OPERATING AREA INFORMATION

FIGURE 12 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 — RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA



FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(pk)$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.

FIGURE 14 — POWER DERATING

