

# DATA SHEET

## **BUW12F; BUW12AF** Silicon diffused power transistors

Product specification  
Supersedes data of February 1996  
File under Discrete Semiconductors, SC06

1997 Aug 14

**Philips**  
Semiconductors



# PHILIPS

## Silicon diffused power transistors

## BUW12F; BUW12AF

## DESCRIPTION


High-voltage, high-speed, glass-passivated NPN power transistor in a SOT199 package.

## APPLICATIONS

- Converters
- Inverters
- Switching regulators
- Motor control systems.

## PINNING

PIN	DESCRIPTION
1	base
2	collector
3	emitter
mb	mounting base; electrically isolated



## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{CESM}$	collector-emitter peak voltage BUW12F BUW12AF	$V_{BE} = 0$	850 1000	V V
$V_{CEO}$	collector-emitter voltage BUW12F BUW12AF	open base	400 450	V V
$V_{CEsat}$	collector-emitter saturation voltage	see Figs 6 and 10	1.5	V
$I_{Csat}$	collector saturation current BUW12F BUW12AF		6 5	A A
$I_C$	collector current (DC)	see Figs 2 and 5	8	A
$I_{CM}$	collector current (peak value)	see Fig 2	20	A
$P_{tot}$	total power dissipation	$T_h \leq 25\text{ }^\circ\text{C}$ ; see Fig.4	34	W
$t_f$	fall time	resistive load; see Figs 12 and 13	0.8	$\mu\text{s}$

## Silicon diffused power transistors

## BUW12F; BUW12AF

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-h</sub>	thermal resistance from junction to external heatsink	note 1	3.7	K/W
		note 2	2.8	K/W
R <sub>th j-a</sub>	thermal resistance from junction to ambient		35	K/W

## Notes

1. Mounted **without** heatsink compound and 30 ±5 N force on centre of package.
2. Mounted **with** heatsink compound and 30 ±5 N force on centre of package.

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CESM</sub>	collector-emitter peak voltage BUW12F BUW12AF	V <sub>BE</sub> = 0	–	850	V
			–	1000	V
V <sub>CEO</sub>	collector-emitter voltage BUW12F BUW12AF	open base	–	400	V
			–	450	V
I <sub>Csat</sub>	collector saturation current BUW12F BUW12AF	V <sub>CE</sub> = 1.5 V	–	6	A
			–	5	A
I <sub>C</sub>	collector current (DC)	see Figs 2 and 5	–	8	A
I <sub>CM</sub>	collector current (peak value)	see Fig 2	–	20	A
I <sub>B</sub>	base current (DC)		–	4	A
I <sub>BM</sub>	base current (peak value)		–	6	A
P <sub>tot</sub>	total power dissipation	T <sub>h</sub> ≤ 25 °C; see Fig.4; note 1	–	34	W
		T <sub>h</sub> ≤ 25 °C; see Fig.4; note 2	–	45	W
T <sub>stg</sub>	storage temperature		–65	+150	°C
T <sub>j</sub>	junction temperature		–	150	°C

## Notes

1. Mounted **without** heatsink compound and 30 ±5 N force on centre of package.
2. Mounted **with** heatsink compound and 30 ±5 N force on centre of package.

## ISOLATION CHARACTERISTICS

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>isolM</sub>	isolation voltage from all terminals to external heatsink (peak value)	1500	V
C <sub>isol</sub>	isolation capacitance from collector to external heatsink	21	pF

## Silicon diffused power transistors

## BUW12F; BUW12AF

**CHARACTERISTICS** $T_j = 25\text{ °C}$  unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{CEOsust}$	collector-emitter sustaining voltage BUW12F BUW12AF	$I_C = 100\text{ mA}$ ; $I_{Boff} = 0$ ; $L = 25\text{ mH}$ ; see Figs 8 and 9	400	–	–	V
			450	–	–	V
$V_{CEsat}$	collector-emitter saturation voltage BUW12F BUW12AF	$I_C = 6\text{ A}$ ; $I_B = 1.2\text{ A}$ ; see Figs 6 and 10	–	–	1.5	V
		$I_C = 5\text{ A}$ ; $I_B = 1\text{ A}$ ; see Figs 6 and 10	–	–	1.5	V
$V_{BEsat}$	base-emitter saturation voltage BUW12F BUW12AF	$I_C = 6\text{ A}$ ; $I_B = 1.2\text{ A}$ ; see Fig.6	–	–	1.5	V
		$I_C = 5\text{ A}$ ; $I_B = 1\text{ A}$ ; see Fig.6	–	–	1.5	V
$I_{CES}$	collector-emitter cut-off current	$V_{CE} = V_{CESMmax}$ ; $V_{BE} = 0$ ; note 1	–	–	1	mA
		$V_{CE} = V_{CESMmax}$ ; $V_{BE} = 0$ ; $T_j = 125\text{ °C}$ ; note 1	–	–	3	mA
$I_{EBO}$	emitter-base cut-off current	$V_{EB} = 9\text{ V}$ ; $I_C = 0$	–	–	10	mA
$h_{FE}$	DC current gain	$V_{CE} = 5\text{ V}$ ; $I_C = 10\text{ mA}$ ; see Fig.11	10	18	35	
		$V_{CE} = 5\text{ V}$ ; $I_C = 1\text{ A}$ ; see Fig.11	10	20	35	
<b>Switching times resistive load</b> (see Figs 12 and 13)						
$t_{on}$	turn-on time BUW12F BUW12AF	$I_{Con} = 6\text{ A}$ ; $I_{Bon} = I_{Boff} = 1.2\text{ A}$	–	–	1	$\mu\text{s}$
		$I_{Con} = 5\text{ A}$ ; $I_{Bon} = I_{Boff} = 1\text{ A}$	–	–	1	$\mu\text{s}$
$t_s$	storage time BUW12F BUW12AF	$I_{Con} = 6\text{ A}$ ; $I_{Bon} = I_{Boff} = 1.2\text{ A}$	–	–	4	$\mu\text{s}$
		$I_{Con} = 5\text{ A}$ ; $I_{Bon} = I_{Boff} = 1\text{ A}$	–	–	4	$\mu\text{s}$
$t_f$	fall time BUW12F BUW12AF	$I_{Con} = 6\text{ A}$ ; $I_{Bon} = I_{Boff} = 1.2\text{ A}$	–	–	0.8	$\mu\text{s}$
		$I_{Con} = 5\text{ A}$ ; $I_{Bon} = I_{Boff} = 1\text{ A}$	–	–	0.8	$\mu\text{s}$
<b>Switching times inductive load</b> (see Figs 14 and 15)						
$t_s$	storage time BUW12F BUW12AF	$I_{Con} = 6\text{ A}$ ; $I_B = 1.2\text{ A}$ ; $V_{CL} = 250\text{ V}$ ; $T_c = 100\text{ °C}$	–	1.9	2.5	$\mu\text{s}$
		$I_{Con} = 5\text{ A}$ ; $I_B = 1\text{ A}$ ; $V_{CL} = 300\text{ V}$ ; $T_c = 100\text{ °C}$	–	1.9	2.5	$\mu\text{s}$
$t_f$	fall time BUW12F BUW12AF	$I_{Con} = 6\text{ A}$ ; $I_B = 1.2\text{ A}$ ; $V_{CL} = 250\text{ V}$ ; $T_c = 100\text{ °C}$	–	200	300	ns
		$I_{Con} = 5\text{ A}$ ; $I_B = 1\text{ A}$ ; $V_{CL} = 300\text{ V}$ ; $T_c = 100\text{ °C}$	–	200	300	ns

**Note**

1. Measured with a half-sinewave voltage (curve tracer).

Silicon diffused power transistors

BUW12F; BUW12AF



Mounted **without** heatsink compound and  $30 \pm 5$  N force on centre of package.

$T_{mb} < 25$  °C.

I - Region of permissible DC operation.

II - Permissible extension for repetitive pulse operation.

Fig.2 Forward bias SOAR.

Silicon diffused power transistors

BUW12F; BUW12AF




Fig.3 Transient thermal impedance.





Fig.4 Power derating curve.





$T_c \leq 100^\circ C$ ;  $V_{BE} = -1$  to  $-5V$ .

Fig.5 Reverse bias SOAR.





Silicon diffused power transistors

BUW12F; BUW12AF







Silicon diffused power transistors

BUW12F; BUW12AF



Silicon diffused power transistors

BUW12F; BUW12AF





Silicon diffused power transistors

BUW12F; BUW12AF

PACKAGE OUTLINE

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3 leads (in-line)

SOT199



DIMENSIONS (mm are the original dimensions)

UNIT	A	A <sub>1</sub>	b	b <sub>1</sub>	c	D	E	E <sub>1</sub>	e	e <sub>1</sub>	L	L <sub>1</sub> <sup>(1)</sup>	m	P	Q	q	w	$\alpha$
mm	5.2 4.8	3.4 3.0	1.2 1.0	2.1 1.9	0.6 0.5	21.5 20.5	15.3 14.7	7.8 6.8	5.45	10.9	16.5 15.7	3.7 3.3	0.8 0.6	3.3 3.1	2.1 1.9	6.2 5.8	0.4	45°

Note

1. Terminals in this zone are not tinned.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT199						97-06-27