

Avalanche-Energy-Rated P-Channel Power MOSFETs

-0.45 A and -0.6 A, -150 V and -200 V
 $r_{DS(on)}$ = 1.5 Ω and 2.4 Ω


Features:

- Single pulse avalanche energy rated
- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance

The IRFD9220 and IRFD9223 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD-types are supplied in the 4-Pin dual-in-line plastic package.

TERMINAL DIAGRAM



P-CHANNEL ENHANCEMENT MODE

TERMINAL DESIGNATION




ABSOLUTE-MAXIMUM RATINGS

CHARACTERISTIC		IRFD9220	IRFD9223	UNITS
Drain-Source Voltage ①	V_{DS}	-200	-150	V
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$) ①	V_{DGR}	-200	-150	V
Continuous Drain Current	$I_D @ T_C = 25^\circ\text{C}$	-0.6	-0.45	A
Pulsed Drain Current ②	I_{DM}	-4.8	-3.6	A
Gate-Source Voltage	V_{GS}	± 20		V
Maximum Power Dissipation	$P_D @ T_C = 25^\circ\text{C}$	1.0 (See Fig. 13)		W
Linear Derating Factor		0.008 (See Fig. 13)		W/ $^\circ\text{C}$
Single-Pulse Avalanche Energy Rating ③	E_{AS}	290		mJ
Operating Junction and Storage Temperature Range	T_J T_{stg}	-55 to +150		$^\circ\text{C}$
Lead Temperature		300 (0.063 in. [1.6 mm] from case for 10 s)		$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS At Case Temperature (T_C) = 25°C Unless Otherwise Specified

CHARACTERISTIC		TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
Drain-Source Breakdown Voltage	BV_{DSS}	IRFD9220	-200	—	—	V	$V_{GS} = 0$ V $I_D = -250$ μ A
		IRFD9223	-150	—	—	V	
Gate Threshold Voltage	$V_{GS(th)}$	ALL	-2.0	—	-4.0	V	$V_{DS} = V_{GS}$, $I_D = -250$ μ A
Gate-Source Leakage Forward	I_{GSS}	ALL	—	—	-500	nA	$V_{GS} = -20$ V
Gate-Source Leakage Reverse	I_{GSS}	ALL	—	—	500	nA	$V_{GS} = 20$ V
Zero-Gate Voltage Drain Current	I_{DSS}	—	—	—	-250	μ A	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$ V
		ALL	—	—	-1000	μ A	$V_{DS} = \text{Max. Rating} \times 0.8$, $V_{GS} = 0$ V, $T_C = 125^\circ$ C
On-State Drain Current ②	$I_{D(on)}$	IRFD9220	-0.6	—	—	A	$V_{DS} > I_{D(on)} \times r_{DS(on) \text{ max.}}$, $V_{GS} = -10$ V
		IRFD9223	-0.45	—	—	A	
Static Drain-Source On-State Resistance ②	$r_{DS(on)}$	IRFD9220	—	1.0	1.5	Ω	$V_{GS} = -10$ V, $I_D = -0.3$ A
		IRFD9223	—	1.5	2.4	Ω	
Forward Transconductance ②	g_{fs}	ALL	0.6	1.0	—	S(Ω)	$V_{DS} \leq 50$ V, $I_D = -0.3$ A
Input Capacitance	C_{iss}	ALL	—	350	—	pF	$V_{GS} = 0$ V, $I_D = -25$ V, $f = 1.0$ MHz
Output Capacitance	C_{oss}	ALL	—	100	—	pF	See Fig. 9
Reverse Transfer Capacitance	C_{rss}	ALL	—	30	—	pF	
Turn-On Delay Time	$t_{d(on)}$	ALL	—	15	40	ns	$V_{DD} = 0.5$ $I_D = -0.3$ A, $Z_\theta = 50$ Ω
Rise Time	t_r	ALL	—	25	50	ns	See Fig. 16
Turn-Off Delay Time	$t_{d(off)}$	ALL	—	80	120	ns	(MOSFET switching times are essentially independent of operating temperature.)
Fall Time	t_f	ALL	—	50	75	ns	
Total Gate Charge (Gate-Source Plus Gate-Drain)	Q_g	ALL	—	16	22	nC	$V_{GS} = -15$ V, $I_D = -3.6$ A, $V_{DS} = 0.8$ Max. Rating. See Fig. 17 for test circuit. (Gate charge is essentially independent of operating temperature.)
Gate-Source Charge	Q_{gs}	ALL	—	10	15	nC	
Gate-Drain ("Miller") Charge	Q_{gd}	ALL	—	4	6	nC	
Internal Drain Inductance	L_D	ALL	—	4.0	—	nH	Measured from the drain lead, 2.0mm (0.08 in.) from header to center die.
Internal Source Inductance	L_S	ALL	—	6.0	—	nH	Measured from the source lead, 2.0 mm (0.08 in.) from header to source bonding pad.

Modified MOSFET symbol showing the internal device



THERMAL RESISTANCE

Junction-to-Ambient	$R_{\theta JA}$	ALL	—	—	120	$^\circ$ C/W	Typical socket mount
---------------------	-----------------	-----	---	---	-----	--------------	----------------------

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Continuous Source Current (Body Diode)	I_S	IRFD9220	—	—	-0.6	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
		IRFD9223	—	—	-0.45	A	
Pulse Source Current (Body Diode)	I_{SM}	IRFD9220	—	—	-4.8	A	
		IRFD9223	—	—	-3.6	A	
Diode Forward Voltage ②	V_{SD}	IRFD9220	—	—	-1.5	V	$T_C = 25^\circ$ C, $I_S = -0.6$ A, $V_{GS} = 0$ V
		IRFD9223	—	—	-1.5	V	$T_C = 25^\circ$ C, $I_S = -0.45$ A, $V_{GS} = 0$ V
Reverse Recovery Time	t_{rr}	ALL	—	150	—	ns	$T_J = 150^\circ$ C, $I_F = -0.6$ A, $dI_F/dt = 100$ A/ μ s
Reverse Recovered Charge	Q_{RR}	ALL	—	0.5	—	μ C	$T_J = 150^\circ$ C, $I_F = -0.6$ A, $dI_F/dt = 100$ A/ μ s
Forward Turn-on Time	t_{on}	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

① $T_J = 25^\circ$ C to 150° C.② Pulse Test: Pulse width ≤ 300 μ s, Duty Cycle $\leq 2\%$.

③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

④ $V_{DD} = 25$ V, Starting $T_J = 25^\circ$ C, $L = 1210$ mH, $R_\theta = 25$ Ω , Peak $I_L = 0.6$ A (See Figs. 14 & 15).

IRFD9220
IRFD9223




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Typical transconductance vs. drain current.




Fig. 6 - Typical source-drain diode forward voltage.




Fig. 7 - Breakdown voltage vs. temperature.




Fig. 8 - Normalized on-resistance vs. temperature.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Typical gate charge vs. gate-to-source voltage.




Fig. 11 - Typical on-resistance vs. drain current.




Fig. 12 - Maximum drain current vs. case temperature.

IRFD9220
IRFD9223




Fig. 13 - Power vs. temperature derating curve.




Fig. 14 - Unclamped inductive test circuit.




Fig. 15 - Unclamped inductive waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Gate charge test circuit.